# MOTOROLA **SEMICONDUCTOR** APPLICATION NOTE

# Transporting M68HC11 Code to M68HC12 Devices

By James M. Sibigtroth

### **1 INTRODUCTION**

In general, the CPU12 is a proper superset of the M68HC11 CPU. Significant changes have been made to improve the efficiency and capabilities of the CPU without sacrificing compatibility with the popular M68HC11 family. This note provides information that will allow the large number of programmers familiar with the M68HC11 to evaluate moving from an M68HC11 system to an M68HC12 system. For more detailed information, please refer to the *CPU12 Reference Manual*, Motorola Publication Number CPU12RM/AD. The manual is available on the Freeware Data Systems website: http://www.freeware.aus.sps.mot.com/.

#### 1.1 CPU12 Design Goals

The primary goals of the CPU12 design were:

- **ABSOLUTE** source code compatibility with the M68HC11
- Same programming model
- Same stacking operations
- Upgrade to 16-bit architecture
- Eliminate extra byte/extra cycle penalty for using index register Y
- Improve performance
- · Improve compatibility with high level languages

### **2 SOURCE CODE COMPATIBILITY**

Every M68HC11 instruction mnemonic and source code statement can be assembled directly with a CPU12 assembler with no modifications. CPU12 instructions affect condition code bits in the same way as M68HC11 instructions. The CPU12 supports all M68HC11 addressing modes and several new variations of indexed addressing mode.

CPU12 object code is similar to but not identical to M68HC11 object code. Some primary objectives, such as the elimination of the penalty for using Y, could not be achieved without object code differences. While the object code has been changed, the majority of the opcodes are identical to those of the M6800, which was developed more than 20 years earlier.

The CPU12 assembler automatically translates a few M68HC11 instruction mnemonics into functionally equivalent CPU12 instructions. For example, the CPU12 does not have an increment stack pointer (INS) instruction, so the INS mnemonic is translated to LEAS 1,S. The CPU12 does provide single-byte DEX, DEY, INX, and INY instructions because the LEAX and LEAY instructions do not affect the condition codes, while the M68HC11 instructions update the Z bit to according to the result of the operation.



**Table 1** shows M68HC11 instruction mnemonics that are automatically translated into equivalent CPU12instructions. The translation is performed by the assembler so there is no need to modify old M68HC11 codein order to assemble it for the CPU12. In fact, M68HC11 mnemonics can be used in new CPU12 programs.

M68HC11	Equivalent	Comments
Mnemonic	CPU12 Instruction	
ABX	LEAX B,X	Since CPU12 has accumulator offset indexing, ABX and ABY are rarely
ABY	LEAY B,Y	was two bytes. The LEA substitutes are two bytes.
CLC	ANDCC #\$FE	
CLI	ANDCC #\$EF	ANDCC and ORCC now allow more control over the CCR, including the
CLV	ANDCC #\$FD	ability to set or clear multiple bits in a single instruction. These instruc-
SEC	ORCC #\$01	tions took one byte each on M68HC11 while the ANDCC and ORCC
SEI	ORCC #\$10	equivalents take two bytes each.
SEV	ORCC #\$02	
DES INS	LEAS –1,S LEAS 1,S	Unlike DEX and INX, DES and INS did not affect CCR bits in the M68HC11, so the LEAS equivalents in CPU12 duplicate the function of DES and INS. These instructions were one byte on M68HC11 and two bytes on CPU12.
TAP	TFR A,CCR	
TPA	TFR CCR,A	The M68HC11 had a small collection of specific transfer and exchange
TSX	TFR S,X	instructions. CPU12 expanded this to allow transfer or exchange be-
TSY	TFR S,Y	tween any two CPU registers. For all but TSY and TYS (which take two
TXS	TFR X,S	bytes on either CPU), the CPU12 transfer/exchange costs one extra byte
TYS	TFR Y,S	compared to M68HC1. The substitute instructions execute in one cycle
XGDX	EXG D,X	
XGDY	EXG D,Y	

All of the translations produce the same amount of or slightly more object code than the original M68HC11 instructions. However, there are offsetting savings in other instructions. Y-indexed instructions in particular assemble into one byte less object code than the same M68HC11 instruction.

The CPU12 has a two-page opcode map, rather than the four-page M68HC11 map. This is largely due to redesign of the indexed addressing modes. Most of pages 2, 3, and 4 of the M68HC11 opcode map are required because Y-indexed instructions use different opcodes than X-indexed instructions.

Approximately two-thirds of the M68HC11 page 1 opcodes are unchanged in the CPU12. Some opcodes that are on other pages of the M68HC11 opcode map have been moved to page 1 of the CPU12 map. CPU12 object code for each of these instructions is one byte smaller than object code for the equivalent M68HC11 instruction. **Table 2** shows these instructions.

Instruction set changes offset each other to a certain extent. Programming style also affects the rate at which instructions appear. As a test, the BUFFALO monitor, an 8-Kbyte M68HC11 assembly code program, was reassembled for the CPU12. The resulting object code is six bytes smaller than the M68HC11 code. It is fair to conclude that M68HC11 code can be reassembled with very little change in size.

The relative size of M68HC11 and CPU12 code has also been tested by rewriting several smaller assembly programs from scratch. In these cases, the CPU12 code is typically about 30% smaller. These savings are mostly due to improved indexed addressing.

It is useful to compare the relative sizes of C programs. A C program compiled for the CPU12 is about 30% smaller than the same program compiled for the M68HC11. The difference is largely attributable to better indexing.

#### Table 2 Instructions With Smaller Object Code

Instruction	Comments
DEY INY	Page 2 opcodes in M68HC11 but page 1 in CPU12.
INST n,Y	For values of n less than 16 (the majority of cases). Were on page 2, now are on page 1. Applies to BSET, BCLR, BRSET, BRCLR, NEG, COM, LSR, ROR, ASR, ASL, ROL, DEC, INC, TST, JMP, CLR, SUB, CMP, SBC, SUBD, ADDD, AND, BIT, LDA, STA, EOR, ADC, ORA, ADD, JSR, LDS, and STS. If X is the index reference and the offset is greater than 15 (much less frequent than offsets of 0, 1, and 2), the CPU12 instruction assembles to one byte more of object code than the equivalent M68HC11 instruction.
PSHY PULY	Were on page 2, now are on page 1.
LDY STY CPY	Were on page 2, now are on page 1.
CPY n,Y LDY n,Y STY n,Y	For values of n less than 16 (the majority of cases). Were on page 3, now are on page 1.
CPD	Was on page 2, 3, or 4, now on page 1. In the case of indexed with offset greater than 15, CPU12 and M68HC11 object code are the same size.

### **3 PROGRAMMER'S MODEL AND STACKING**

The CPU12 programming model ( **Figure 1** ) is identical to that of the M68HC11.



#### Figure 1 CPU12 Programming Model

Both the M68HC11 and the CPU12 stack nine bytes of system resources when an interrupt occurs. The stacking order is identical. However, since this is an odd number of bytes, there is no practical way to assure that the CPU12 stack will stay aligned. To assure that instructions take a fixed number of cycles regardless of stack alignment, the internal RAM in M68HC12 MCUs is designed to allow single cycle 16-bit accesses to misaligned addresses. As long as the stack is located in this special RAM, stacking and unstacking operations take the same amount of execution time, regardless of stack alignment. If the stack is located in an external 16-bit RAM, a PSHX instruction can take two or three cycles depending upon the alignment of the stack. This extra access time is transparent to the CPU because the integration module freezes the CPU clocks while it performs the extra 8-bit bus cycle required for a misaligned stack operation.

## **4 TRUE 16-BIT ARCHITECTURE**

The M68HC11 is a direct descendant of the M6800, one of the first microprocessors, which was introduced in 1974. The M6800 was strictly an 8-bit machine, with 8-bit data buses and 8-bit instructions. As Motorola devices evolved from the M6800 to the M68HC11, a number of 16-bit instructions were added, but the data buses remained 8 bits wide, so these instructions were performed as sequences of 8-bit operations. The CPU12 is a true 16-bit implementation, but it retains the ability to work with the mostly 8-bit M68HC11 instruction set. The larger ALU of the CPU12 (it can perform some 20-bit operations) is used to calculate 16-bit pointers and to speed up math operations.

The CPU12 is a 16-bit processor with 16-bit data paths. Typical M68HC12 devices have internal and external 16-bit data paths, but some derivatives incorporate operating modes that allow for an 8-bit data bus, so that a system can be built with low-cost 8-bit program memory. M68HC12 MCUs include an on-chip integration module that manages the external bus interface. When the CPU makes a 16-bit access to a resource that is served by an 8-bit bus, the integration module performs two 8-bit accesses, freezes the CPU clocks for part of the sequence, and assembles the data into a 16-bit word. As far as the CPU is concerned, there is no difference between this access and a 16-bit access to an internal resource via the16-bit data bus. This is similar to the way an MC68HC11 can stretch clock cycles to accommodate slow peripherals.

### **5 INSTRUCTION QUEUE**

The CPU12 has a two-word instruction queue and a 16-bit holding buffer, which sometimes acts as a third word for queueing program information. All program information is fetched from memory as aligned 16-bit words, even though there is no requirement for instructions to begin or end on even word boundaries. There is no penalty for misaligned instructions. If a program begins on an odd boundary (if the reset vector is an odd address), program information is fetched to fill the instruction queue, beginning with the aligned word at the next address below the misaligned reset vector. The instruction queue logic starts execution with the opcode in the low order half of this word.

The instruction queue causes three bytes of program information (starting with the instruction opcode) to be directly available to the CPU at the beginning of every instruction. As it executes, each instruction performs enough additional program fetches to refill the space it took up in the queue. Alignment information is maintained by the logic in the instruction queue. The CPU provides signals that tell the queue logic when to advance a word of program information, and when to toggle the alignment status.

The CPU is not aware of instruction alignment. The queue logic includes a multiplexer that sorts out the information in the queue to present the opcode and the next two bytes of information as CPU inputs. The multiplexer determines whether the opcode is in the even or odd half of the word at the head of the queue. Alignment status is also available to the ALU for address calculations. The execution sequence for all instructions is independent of the alignment of the instruction.

The only situation where alignment can affect the number of cycles an instruction takes occurs in devices that have a narrow (8-bit) external data bus, and is related to optional program fetch cycles (O type cycles). O cycles are always performed, but serve different purposes determined by instruction size and alignment.

Each instruction includes one program fetch cycle for every two bytes of object code. Instructions with an odd number of bytes can use an O cycle to fetch an extra word of object code. If the queue is aligned at the start of an instruction with an odd byte count, the last byte of object code shares a queue word with the opcode of the next instruction. Since this word holds part of the next instruction, the queue cannot advance after the odd byte executes, or the first byte of the next instruction would be lost. In this case, the O cycle appears as a free cycle since the queue is not ready to accept the next word of program information. If this same instruction had been misaligned, the queue would be ready to advance and the O cycle would be used to perform a program word fetch. In a single-chip system or in a system with the program in16-bit memory, both the free cycle and the program fetch cycle take one bus cycle. In a system with the program in an external 8-bit memory, the O cycle takes one bus cycle when it appears as a free cycle, but it takes two bus cycles when used to perform a program fetch. In this case, the on-chip integration module freezes the CPU clocks long enough to perform the cycle as two smaller accesses. The CPU handles only 16-bit data, and is not aware that the 16-bit program access is split into two 8-bit accesses.

In order to allow development systems to track events in the CPU12 instruction queue, two status signals (IPIPE[1:0]) provide information about data movement in the queue and about the start of instruction execution. A development system can use this information along with address and data information to externally reconstruct the queue. This representation of the queue can also track both the data and address buses.

### 6 STACK FUNCTION

The CPU12 has a "last-used" stack rather than a "next-available" stack like the M68HC11 CPU. That is, the stack pointer points to the last 16-bit stack address used, rather than to the address of the next available stack location. This generally has very little effect, because it is very unusual to access stacked information using absolute addressing.

The change does allow a 16-bit word of data to be removed from the stack without changing the value of the SP twice. To illustrate, consider the operation of a PULX instruction. With the next-available M68HC11 stack, if the SP=\$01F0 when execution begins, the sequence of operations is: SP=SP+1; load X from \$01F1:01F2; SP=SP+1; and the SP ends up at \$01F2. With the last-used CPU12 stack, if the SP=\$01F0 when execution begins, the sequence is: load X from \$01F0:01F1; SP=SP+2; and the SP again ends up at \$01F2. The second sequence requires one less stack pointer adjustment.

The stack pointer change also affects operation of the TSX and TXS instructions. In the M68HC11, TSX increments the SP by one during the transfer, so that the the X index points to the last stack location used. The TXS instruction decrements the SP by one during the transfer for the same reason. CPU12 TSX and TXS instructions are ordinary transfers — the CPU12 stack requires no adjustment.

For ordinary uses of the stack, such as pushes, pulls, and manipulations involving TSX and TXS, the M68HC11 and CPU12 stacks appear identical. However, there is one very subtle difference.

The LDS #\$xxxx instruction is normally used to initialize the stack pointer. In the M68HC11, the address specified in the LDS instruction is the first stack location used. In the CPU12, the first stack location used is one address lower than the address specified in the LDS instruction. Since the stack builds downward, M68HC11 programs re-assembled for the CPU12 operate normally, but stacked values are located one physical address lower in memory.

In very uncommon situations, such as test programs used to verify CPU operation, a program could initialize the SP, stack data, and then read the stack via an extended mode read (it is normally improper to read stack data from an absolute extended address). To make an M68HC11 source program that contains such a sequence work on the CPU12, the programmer must change either the initial LDS #\$xxxx, or the absolute extended address used to read the stack.

### **7 IMPROVED INDEXING**

The CPU12 has significantly improved indexed addressing capability, yet retains compatibility with the M68HC11. The one cycle and one byte cost of doing Y-related indexing in the M68HC11 has been eliminated. In addition, high level language requirements, including stack relative indexing and the ability to perform pointer arithmetic directly in the index registers, have been accommodated.

The M68HC11 has one variation of indexed addressing that works from X or Y as the reference pointer. For X indexed addressing, an 8-bit unsigned offset in the instruction is added to the index pointer to arrive at the address of the operand for the instruction. A load accumulator instruction assembles into two bytes of object code, the opcode and a 1-byte offset. Using Y as the reference, the same instruction assembles into three bytes (a page prebyte, the opcode, and a one-byte offset.) Analysis of M68HC11 source code indicates that the offset is most frequently zero and very seldom greater than four.

The CPU12 indexed addressing scheme uses a postbyte plus 0, 1, or 2 extension bytes after the instruction opcode. These bytes specify which index register is used, determine whether an accumulator is used as the offset, implement automatic pre/post increment/decrement of indices, and allow a choice of 5-, 9-, or 16-bit signed offsets. This approach eliminates the differences between X and Y register use and dramatically enhances indexed addressing capabilities.

Major improvements that result from this new approach are:

- Stack pointer can be used as an index register in all indexed operations
- Program counter can be used as index register in all but auto inc/dec modes
- Accumulator offsets allowed using A, B, or D accumulators
- Automatic pre- or post-, increment or decrement (by -8 to +8)
- 5-bit, 9-bit, or 16-bit signed constant offsets
- 16-bit offset indexed-indirect and accumulator D offset indexed-indirect

The change completely eliminates pages three and four of the M68HC11 opcode map and eliminates almost all instructions from page two of the opcode map. For offsets of +0 to +15 from the X index register, the object code is the same size as it was for the M68HC11. For offsets of +0 to +15 from the Y index register, the object code is one byte smaller than it was for the M68HC11.

#### 7.1 Constant Offset Indexing

The CPU12 offers three variations of constant offset indexing in order to optimize the efficiency of object code generation.

The most common constant offset is zero. Offsets of 1, 2...4 are used fairly often, but with less frequency than zero.

The 5-bit constant offset variation covers the most frequent indexing requirements by including the offset in the postbyte. This reduces a load accumulator indexed instruction to two bytes of object code, and matches the object code size of the smallest M68HC11 indexed instructions, which can only use X as the index register. The CPU12 can use X, Y, SP, or PC as the index reference with no additional object code size cost.

The signed 9-bit constant offset indexing mode covers the same positive range as the M6HC11 8-bit unsigned offset. The size was increased to nine bits with the sign bit (ninth bit) included in the postbyte, and the remaining 8-bits of the offset in a single extension byte.

The 16-bit constant offset indexing mode allows indexed access to the entire normal 64-Kbyte address space. Since the address consists of 16 bits, the 16-bit offset can be regarded as a signed (-32,768 to +32767) or unsigned (0 to 65,535) value. In 16-bit constant offset mode, the offset is supplied in two extension bytes after the opcode and postbyte.

#### 7.2 Auto-Increment Indexing

The CPU12 provides greatly enhanced auto increment and decrement modes of indexed addressing. In the CPU12, the index modification may be specified for before the index is used (pre-), or after the index is used (post-), and the index can be incremented or decremented by any amount from one to eight, independent of the size of the operand that was accessed. X, Y, and SP can be used as the index reference, but this mode does not allow PC to be the index reference (this would interfere with proper program execution).

This addressing mode can be used to implement a software stack structure, or to manipulate data structures in lists or tables, rather than manipulating bytes or words of data. Anywhere an M68HC11 program has an increment or decrement index register operation near an indexed mode instruction, the increment or decrement operation can be combined with the indexed instruction with no cost in object code size, as shown in the following code comparison.

	HC11		HC12
18 A6 00	LDAA 0,Y	A6 71	LDAA 2,Y+
18 08	INY		
18 08	INY		

The M68HC11 object code requires seven bytes, while the CPU12 requires only two bytes to accomplish the same functions. Three bytes of M68HC11 code were due to the page prebyte for each Y related instruction (\$18). CPU12 post increment indexing capability allowed the two INY instructions to be absorbed into the LDAA indexed instruction. The replacement code is not identical to the original three instruction sequence because the Z condition code bit is affected by the M68HC11 INY instructions, while the Z bit in the CPU12 would be determined by the value loaded into A.

#### 7.3 Accumulator Offset Indexing

This indexed addressing variation allows use of either an 8-bit accumulator (A or B), or of the 16-bit D accumulator as an offset for indexed addressing. This supports program-generated offsets, which are more difficult to achieve in the M68HC11. The following code compares M68HC11 and CPU12 operation.

	HC11				
C6 05	LDAB	#\$5[2]	C6 05	LDAB	#\$5[1]
CE 10 00	LOOP LDX	#\$1000[3]	CE 10 00	LDX	#\$1000[2]
3A	ABX	[3]	A6 E5	LOOP LDAA	B,X[3]
A6 00	LDAA	0,X[4]			
			04 31 FB	DBNE	B,LOOP[3]
5A	DECB	[2]			
26 F7	BNE	LOOP[3]			

The CPU12 object code is only one byte smaller, but the LDX # instruction is outside the loop. It is not necessary to reload the base address in the index register on each pass through the loop because the LDAA B,X instruction does not alter the index register. This reduces loop execution time from 15 cycles to 6 cycles. This reduction, combined with the 8 MHz bus speed of the M68HC12 family, can have significant effects.

#### 7.4 Indirect Indexing

The CPU12 allows some forms of indexed indirect addressing where the instruction points to a location in memory where the address of the operand is stored. This is an extra level of indirection compared to ordinary indexed addressing. The two forms of indexed indirect addressing are 16-bit constant offset indexed indirect and D accumulator indexed indirect. The reference index register can be X, Y, SP, or PC as in other CPU12 indexed addressing modes. PC-relative indirect addressing is one of the more common uses of indexed indirect addressing. The indirect variations of indexed addressing help in the implementation of pointers. D accumulator indexed indirect addressing can be used to implement a runtime computed GOTO function. Indirect addressing is also useful in high level language compilers. For instance, PC-relative indirect indexing can be used to efficiently implement some C case statements.

### **8 IMPROVED PERFORMANCE**

The CPU12 improves on M68HC11 performance in several ways. M68HC12 devices are designed using sub-micron design rules, and fabricated using advanced semiconductor processing, the same methods used to manufacture the M68HC16 and M68300 families of modular microcontrollers. M68HC12 devices have a base bus speed of 8 MHz, and are designed to operate over a wide range of supply voltages. The 16-bit wide architecture also increases performance. Beyond these obvious improvements, the CPU12 uses a reduced number of cycles for many of its instructions, and a 20-bit ALU makes certain CPU12 math operations much faster.

#### 8.1 Reduced Cycle Counts

No M68HC11 instruction takes less than two cycles, but the CPU12 has more than 50 opcodes that take only one cycle. Some of the reduction comes from the instruction queue, which assures that several program bytes are available at the start of each instruction. Other cycle reductions occur because the CPU12 can fetch 16 bits of information at a time, rather than eight bits at a time.

#### 8.2 Fast Math

The CPU12 has some of the fastest math ever designed into a Motorola general-purpose MCU. Much of the speed is due to a 20-bit ALU that can perform two smaller operations simultaneously. The ALU can also perform two operations in a single bus cycle in certain cases. **Table 3** compares the speed of CPU12 and M68HC11 math instructions. The CPU12 require much fewer cycles to perform an operation, and the cycle time is half that of the M68HC11.

Instruction Mnemonic	Math Operation	M68HC11 1 cycle = 250 ns	M68HC11 w/co-processor 1 cycle = 250 ns	CPU12 1 cycle = 125 ns
MUL	8 × 8 = 16 (signed)	10 cycles	—	3 cycles
EMUL	$16 \times 16 = 32$ (unsigned)	_	20 cycles	3 cycles
EMULS	16 × 16 = 32 (signed)	_	20 cycles	3 cycles
IDIV	16 ÷ 16 = 16 (unsigned)	41 cycles	_	12 cycles
FDIV	16 ÷ 16 = 16 (fractional)	41 cycles	_	12 cycles
EDIV	32 ÷ 16 = 16 (unsigned)	_	33 cycles	11 cycles
EDIVS	32 ÷ 16 = 16 (signed)	_	37 cycles	12 cycles
IDIVS	16 ÷ 16 = 16 (signed)			12 cycles
EMACS	$16 \times 16 \Rightarrow 32$ (signed MAC)	_	20 cycles per iteration	12 cycles per iteration

#### Table 3 Comparison of Math Instruction Speeds

The IDIVS instruction is included specifically for C compilers, where word-sized operands are divided to produce a word-sized result (unlike the 32÷16=16 EDIV). The EMUL and EMULS instructions place the result in registers so a C compiler can choose to use only 16 bits of the 32-bit result.

#### 8.3 Code Size Reduction

CPU12 assembly language programs written from scratch tend to be 30% smaller than equivalent programs written for the M68HC11. This figure has been independently qualified by Motorola programmers and an independent C compiler vendor. The major contributors to the reduction appear to be improved indexed addressing and the universal transfer/exchange instruction.

In some specialized areas, the reduction is much greater. A fuzzy logic inference kernel requires about 250 bytes in the M68HC11, and the same program for the CPU12 requires about 50 bytes. The CPU12 fuzzy logic instructions replace whole subroutines in the M68HC11 version. Table lookup instructions also greatly reduce code space.

Other CPU12 code space reductions are more subtle. Memory to memory moves are one example. The CPU12 move instruction requires almost as many bytes as an equivalent sequence of M68HC11 instructions, but the move operations themselves do not require the use of an accumulator. This means that the accumulator often need not be saved and restored, which saves instructions.

Arithmetic on index pointers is another example. The M68HC11 usually requires that the content of the index register be moved into accumulator D, where calculations are performed, then back to the index register before indexing can take place. In the CPU12, the LEAS, LEAX, and LEAY instructions perform arithmetic operations directly on the index pointers. The pre-/post-increment/decrement variations of indexed addressing also allow index modification to be incorporated into an existing indexed instruction rather than performing the index modification as a separate operation.

Transfer and exchange operations often allow register contents to be temporarily saved in another register rather than having to save the contents in memory. Some CPU12 instructions such as MIN and MAX combine the actions of several M68HC11 instructions into a single operation.

## 9 ADDITIONAL FUNCTIONS

The CPU12 incorporates a number of new instructions that provide added functionality and code efficiency. Among other capabilities, these new instructions allow efficient processing for fuzzy logic applications and support subroutine processing in extended memory beyond the standard 64-Kbyte address map for M68HC12 devices incorporating this feature. The following paragraphs discuss the most significant of these enhancements. For detailed information, please refer to the *CPU12 Reference Manual*, Motorola Publication Number CPU12RM/AD

#### 9.1 Memory-to-Memory Moves

The CPU12 has both 8- and 16-bit variations of memory-to-memory move instructions. The source address can be specified with immediate, extended, or indexed addressing modes. The destination address can be specified by extended or indexed addressing mode. The indexed addressing mode for move instructions is limited to modes that require no extension bytes (9- and 16-bit constant offsets are not allowed), and indirect indexing is not allowed for moves. This leaves a 5-bit signed constant offset, accumulator offsets, and the automatic increment/decrement modes. The following simple loop is a block move routine capable of moving up to 256 words of information from one memory area to another.

LOOP MOVW 2,X+, 2,Y+ ;move a word and update pointers DBNE B,LOOP ;repeat B times

The move immediate to extended is a convenient way to initialize a register without using an accumulator or affecting condition codes.

#### 9.2 Universal Transfer and Exchange

The M68HC11 has only six transfer instructions and two exchange instructions. The CPU12 has a universal transfer/exchange instruction that can be used to transfer or exchange data between any two CPU registers. The operation is obvious when the two registers are the same size, but some of the other combinations provide very useful results. For example when an 8-bit register is transferred to a 16-bit register, a sign-extend operation is performed. Other combinations can be used to perform a zero-extend operation.

These instructions are used often in CPU12 assembly language programs. Transfers can be used to make extra copies of data in another register, and exchanges can be used to temporarily save data during a call to a routine that expects data in a specific register. This is sometimes faster and smaller (object code) than saving data to memory with pushes or stores.

#### 9.3 Loop Construct

The CPU12 instruction set includes a new family of six loop primitive instructions thatdecrement, increment, or test a loop count in a CPU register and then branch based on a zero or non-zero test result. The CPU registers that can be used for the loop count are A, B, D, X, Y, or SP. The branch range is a 9-bit signed value (-512 to +511) which gives these instructions twice the range of a short branch instruction.

#### 9.4 Long Branches

All of the branch instructions from the M68HC11 are also available with 16-bit offsets which allows them to reach any location in the 64K address space.

#### 9.5 Minimum and Maximum Instructions

Control programs often need to restrict data values within upper and lower limits. The CPU12 facilitates this function with 8- and 16-bit versions of MIN and MAX instructions. Each of these instructions has a version that stores the result in either the accumulator or in memory.

For example, in a fuzzy logic inference program, rule evaluation consists of a series of MIN and MAX operations. The min operation is used to determine the smallest rule input (the running result is held in an accumulator), and the max operation is used to store the largest rule truth value (in an accumulator) or the previous fuzzy output value (in a RAM location), to the fuzzy output in RAM. The following code demonstrates how min and max instructions can be used to evaluate a rule with four inputs and two outputs.

LDY	#OUT1	;Point at first output
LDX	#IN1	;Point at first input value
LDAA	#\$FF	;start with largest 8-bit number in A
MINA	1,X+	;A=MIN(A,IN1)
MINA	1,X+	;A=MIN(A,IN2)
MINA	1,X+	;A=MIN(A,IN3)
MINA	1,X+	;A=MIN(A,IN4) so A holds smallest input
MAXM	1,Y+	;OUT1=MAX(A,OUT1) and A is unchanged
MAXM	1,Y+	;OUT1=MAX(A,OUT2) A still has min input

Before this sequence is executed, the fuzzy outputs must be cleared to zeros (not shown). M68HC11 min or max operations are performed by executing a compare followed by a conditional branch around a load or store operation.

These instructions can also be used to limit a data value prior to using it as an input to a table lookup or other routine. Suppose a table is valid for input values between \$20 and \$7F. An arbitrary input value can be tested against these limits and be replaced by the largest legal value if it is too big, or the smallest legal value if too small using the following two CPU12 instructions.

HILIMIT	FCB	\$7F	;comparison value needs to be in mem
LOWLIMIT	FCB	\$20	;so it can be referenced via indexed
	MINA	HILIMIT,PCR	;A=MIN(A,\$7F)
	MAXA	LOWLIMIT, PCR	;A=MAX(A,\$20)
			;A now within the legal range $\$20$ to $\$7F$

The ",PCR" notation is also new for the CPU12. This notation indicates the programmer wants an appropriate offset from the PC reference to the memory location (HILIMIT or LOWLIMIT in this example), and then to assemble this instruction into a PC-relative indexed MIN or MAX instruction.

#### 9.6 Fuzzy Logic Support

The CPU12 includes four instructions (MEM, REV, REVW, and WAV) specifically designed to support fuzzy logic programs. These instructions have a very small impact on the size of the CPU, and even less impact on the cost of a complete MCU. At the same time these instructions dramatically reduce the object code size and execution time for a fuzzy logic inference program. A kernel written for M68HC11 required about 250 bytes and executed in about 750 milliseconds. The CPU12 kernel uses about 50 bytes and executes in about 50 microseconds.

#### 9.7 Table Lookup and Interpolation

The CPU12 instruction set includes two instructions (TBL and ETBL) for lookup and interpolation of compressed tables. Consecutive table values are assumed to be the x coordinates the endpoints of a line segment. The TBL instruction uses 8-bit table entries (y-values) and returns an 8-bit result. The ETBL instruction uses 16-bit table entries (y-values) and returns a 16-bit result.

An indexed addressing mode is used to identify the effective address of the data point at the beginning of the line segment, and the data value for the end point of the line segment is the next consecutive memory location (byte for TBL and word for ETBL). In both cases, the B accumulator represents the ratio of (the x-distance from the beginning of the line segment to the lookup point) to (the x-distance from the beginning of the line segment). B is treated as an 8-bit binary fraction with radix point left of the MSB, so each line segment is effectively divided into 256 pieces. During execution of the TBL or ETBL instruction, the difference between the end point y-value and the beginning point y-value (a signed byte for TBL or a signed word for ETBL) is multiplied by the B accumulator to get an intermediate delta-y term. The result is the y-value of the beginning point, plus this signed intermediate delta-y value.

#### 9.8 Extended Bit Manipulation

The M68HC11 CPU only allows direct or indexed addressing. This typically causes the programmer to dedicate an index register to point at some memory area such as the on-chip registers. The CPU12 allows all bit manipulation instructions to work with direct, extended or indexed addressing modes.

#### 9.9 Push and Pull D and CCR

The CPU12 includes instructions to push and pull the D accumulator and the CCR. It is interesting to note that the order in which 8-bit accumulators A and B are stacked for interrupts is the opposite of what would be expected for the upper and lower bytes of the 16-bit D accumulator. The order used originated in the M6800, an 8-bit microprocessor developed long before anyone thought 16-bit single-chip devices would be made. The interrupt stacking order for accumulators A and B is retained for code compatibility.

#### 9.10 Compare SP

This instruction was added to the CPU12 instruction set to improve orthogonality and high-level language support. One of the most important requirements for C high level language support is the ability to do arithmetic on the stack pointer for such things as allocating local variable space on the stack. The LEAS –5,SP instruction is an example of how the compiler could easily allocate five bytes on the stack for local variables. LDX 5,SP+ loads X with the value on the bottom of the stack and deallocates five bytes from the stack in a single operation that takes only two bytes of object code.

#### 9.11 Support for Memory Expansion

Bank switching is a common method of expanding memory, but there are some known difficulties associated with it. One problem is that interrupts cannot take place during the bank switching operation. This increases worst case interrupt latency and requires extra programming space and execution time.

Some M68HC12 variants include a built-in bank switching scheme that expands the address space beyond the standard 64 Kbytes, but eliminates many of the problems associated with external switching logic. The CPU12 includes CALL and return from call (RTC) instructions that manage the interface to the bank-switching system. These instructions are analogous to the JSR and RTS instructions, except that the bank page number is saved and restored automatically during execution. Since the page change operation is part of an uninterruptable instruction, many of the difficulties associated with bank switching are eliminated. On M68HC12 derivatives with expanded memory capability, bank numbers are specified by on-chip control registers. Since the addresses of these control registers may not be the same in all M68HC12 derivatives, the CPU12 has a dedicated control line to the on-chip integration module that indicates when a memory-expansion register is being read or written. This allows the CPU to access the PPAGE register without knowing the register address.

The indexed indirect versions of the CALL instruction access the address of the called routine and the destination page value indirectly. For other addressing mode variations of the CALL instruction, the destination page value is provided as immediate data in the instruction object Code. CALL and RTC execute correctly in the normal 64-Kbyte address space, thus providing for portable code.

### **10 INSTRUCTION SET REFERENCE**

**Table 4** is a quick reference to the CPU12 instruction set. The table shows source form, describes the operation performed, lists the addressing modes used, gives machine encoding in hexadecimal form, and describes the effect of execution on the Condition Code bits.

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
ABA	$(A) + (B) \Rightarrow A$ Add Accumulators A and B	INH	18 06	2	-	-	Δ	-	Δ	Δ	Δ	Δ
ABX	$\begin{array}{l} (B) + (X) \Rightarrow X \\ \hline Translates \ to \ LEAX \ B, X \end{array}$	IDX	1A E5	2	-	-	-	-	-	-	-	-
ABY	$\begin{array}{l} (B) + (Y) \Rightarrow Y \\ \hline Translates \ to \ LEAY \ B, Y \end{array}$	IDX	19 ED	2	-	-	-	-	-	-	-	-
ADCA opr	$(A) + (M) + C \Rightarrow A$	IMM	89 ii	1	_	_	Δ	-	Δ	Δ	Δ	Δ
	Add with Carry to A	DIR	99 dd	3								
		EXT	B9 hh ll	3								
		IDX	A9 xb	3								
		IDX1	A9 xb ff	3								
		IDX2	A9 xb ee ff	4								
		[D,IDX]	A9 xb	6								
		[IDX2]	A9 xb ee ff	6								
ADCB opr	$(B) + (M) + C \Rightarrow B$	IMM	C9 ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
	Add with Carry to B	DIR	D9 dd	3								
		EXT	F9 hh ll	3								
		IDX	E9 xb	3								
		IDX1	E9 xb ff	3								
		IDX2	E9 xb ee ff	4								
		[D,IDX]	E9 xb	6								
		[IDX2]	E9 xb ee ff	6								

#### Table 4 Instruction Set Summary

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
ADDA opr	$(A) + (M) \Rightarrow A$	IMM	8B ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
	Add without Carry to A	DIR	9B dd	3								
		EXT	BB hh ll	3								
		IDX	AB xb	3								
		IDX1	AB xb ff	3								
		IDX2	AB xb ee ff	4								
		[D,IDX]	AB xb	6								
		[IDX2]	AB xb ee ff	6								
ADDB opr	$(B) + (M) \Rightarrow B$	IMM	CB ii	1	-	-	Δ	-	Δ	Δ	Δ	Δ
	Add without Carry to B	DIR	DB dd	3								
		EXT	FB hh ll	3								
		IDX	EB xb	3								
		IDX1	EB xb ff	3								
		IDX2	EB xb ee ff	4								
		[D,IDX]	EB xb	6								
		[IDX2]	EB xb ee ff	6								
ADDD opr	$(A:B) + (M:M+1) \Rightarrow A:B$	IMM	C3 jj kk	2	-	-	-	-	Δ	Δ	Δ	Δ
-	Add 16-Bit to D (A:B)	DIR	D3 dd	3								
		EXT	F3 hh ll	3								
		IDX	E3 xb	3								
		IDX1	E3 xb ff	3								
		IDX2	E3 xb ee ff	4								
		[D,IDX]	E3 xb	6								
		[IDX2]	E3 xb ee ff	6								
ANDA opr	$(A) \bullet (M) \Rightarrow A$	IMM	84 ii	1	_	_	_	_	Δ	Δ	0	_
	Logical And A with Memory	DIR	94 dd	3						_		
		EXT	B4 hh ll	3								
		IDX	A4 xb	3								
		IDX1	A4 xb ff	3								
		IDX2	A4 xb ee ff	4								
		[D.IDX]	A4 xb	6								
		[IDX2]	A4 xb ee ff	6								
ANDB opr	$(B) \bullet (M) \Rightarrow B$	IMM	C4 ii	1	_	_	_	_	Λ	Λ	0	_
	Logical And B with Memory	DIR	D4 dd	3							ľ	
		FXT	F4 hh ll	3								
			F4 xb	3								
		IDX1	E4 xb ff	3								
		IDX2	F4 xb ee ff	4								
			F4 xb	6								
		[IDX2]	E4 xb ee ff	6								
	$(CCR) \bullet (M) \rightarrow CCR$	IMM	10 ii	1		11	11		11	Ш		
ANDOO OPI	Logical And CCR with Memory			'	ľ	ľ	ľ	ľ	ľ	ľ	ľ	ľ
ASL opr		EVT	79 bb ll	4								
ASL OPI	▲ →		70 III II 68 xb	4	-	-	-	-				
			68 xh ff	3								
	C b7 b0			4								
	Arithmetic Chift Left			5								
	Antimetic Shint Left		69 xb co ff	6								
	Arithmotic Shift Loft Accumulator A		100 XD 66 11	1								
	Antifinetic Shift Left Accumulator A		40									
AOLD		INH	50					-	-			
ASLD		INH	59	1	-	-	-	-	Δ			
	C b7 A b0 b7 B b0											
	Arithmetic Shift Left Double											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
ASR opr		EXT IDX	77 hh ll 67 xh	4	-	-	-	-	Δ	Δ	Δ	Δ
		IDX1	67 xb ff	4								
	Arithmetic Shift Right	IDX2	67 xb ee ff	5								
		[D,IDX]	67 xb	6								
		[IDX2]	67 xb ee ff	6								
ASRA	Arithmetic Shift Right Accumulator A	INH	47	1								
ASRB	Arithmetic Shift Right Accumulator B	INH	57	1								
BCC rel	Branch if Carry Clear (if C = 0)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
BCLR opr, msk	$(M) \bullet (\overline{mm}) \Rightarrow M$	DIR	4D dd mm	4	-	-	-	-			0	-
	Clear Bit(s) in Memory	EXT	1D hh ll mm	4								
		IDX	0D xb mm	4								
		IDX1	0D xb ff mm	4								
		IDX2	0D xb ee ff mm	6								
BCS rel	Branch if Carry Set (if $C = 1$ )	REL	25 rr	3/1	-	-	-	-	-	-	-	-
BEQ rel	Branch if Equal (if Z = 1)	REL	27 rr	3/1	-	-	-	-	-	-	-	-
BGE rel	Branch if Greater Than or Equal	REL	2C rr	3/1	-	-	-	-	-	-	-	-
	(if $N \oplus V = 0$ ) (signed)											
BGND	Place CPU in Background Mode see Background Mode section.	INH	00	5	-	-	-	-	-	-	-	-
BGT <i>rel</i>	Branch if Greater Than (if $Z \div (N \oplus V) = 0$ ) (signed)	REL	2E rr	3/1	-	-	-	-	-	-	-	-
BHI <i>rel</i>	Branch if Higher (if C + Z = 0) (unsigned)	REL	22 rr	3/1	-	-	-	Ι	-	-	-	-
BHS rel	Branch if Higher or Same (if C = 0) (unsigned)	REL	24 rr	3/1	-	-	-	-	-	-	-	-
	same function as BCC											
BITA opr	(A) • (M)	IMM	85 ii	1	-	-	-	_	Δ	Δ	0	-
	Logical And A with Memory	DIR	95 dd	3								
		EXT	B5 hh ll	3								
		IDX	A5 xb	3								
		IDX1	A5 xb ff	3								
		IDX2	A5 xb ee ff	4								
		[D,IDX]	A5 xb	6								
		[IDX2]	A5 xb ee ff	6								
BITB opr	(B) • (M)	IMM	C5 ii	1	-	-	-	-			0	-
	Logical And B with Memory	DIR	D5 dd	3								
		EXT	F5 hh ll	3								
		IDX	E5 xb	3								
		IDX1	E5 xb ff	3								
		IDX2	E5 xb ee ff	4								
		[D,IDX]	E5 xb	6								
		[IDX2]	E5 xb ee ff	6								
BLE rel	Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	2F rr	3/1	-	-	-	-	-	-	-	-
BLO rel	Branch if Lower	REL	25 rr	3/1	-	-	-	-	-	-	-	-
	(if C = 1) (unsigned) same function as BCS											
BLS rel	Branch if Lower or Same	REL	23 rr	3/1	-	-	_	_	-	-	_	_
	(if C + Z = 1) (unsigned)											
BLT rel	Branch if Less Than	REL	2D rr	3/1	-	-	-	-	-	-	-	-
	(if $N \oplus V = 1$ ) (signed)											
BMI rel	Branch if Minus (if N = 1)	REL	2B rr	3/1	-	-	-	-	-	-	-	-
BNE rel	Branch if Not Equal (if $Z = 0$ )	REL	26 rr	3/1	-	-	-	-	-	-	-	-
BPL rei	Branch If Plus (If N = 0)	KEL	ZA II	3/1	-	-	-	-	-	-	-	-

BRA rel       Branch Maxays (f1 = 1)       REL       20 rr       3       a	Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
BRCLR opr. msk. rel (if All Selected Bit(s) Clear)         DIR (if All Selected Bit(s) Clear)         If The Imm rr (if All Selected Bit(s) Clear)         If The Imm rr (if All Selected Bit(s) Sel)         If The Imm rr (if All Selected Bit(s) Selected Bi	BRA rel	Branch Always (if 1 = 1)	REL	20 rr	3	-	-	-	-	-	-	-	
opr. msk. rel       [If All Selected Bit(s) Clear)       EXT       If Ph h I mm r       5       S       I <td>BRCLR</td> <td>Branch if (M) • (mm) = 0</td> <td>DIR</td> <td>4F dd mm rr</td> <td>4</td> <td>_</td> <td>-</td> <td>-</td> <td>-</td> <td>_</td> <td>-</td> <td>-</td> <td>_</td>	BRCLR	Branch if (M) • (mm) = 0	DIR	4F dd mm rr	4	_	-	-	-	_	-	-	_
IDX         OF xb mm rr         4 IDX         V	opr, msk, rel	(if All Selected Bit(s) Clear)	EXT	1F hh ll mm rr	5								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX	0F xb mm rr	4								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX1	0F xb ff mm rr	6								
BRN ref         Branch Never ((1 = 0)         REL         21 rr         1         -			IDX2	0F xb ee ff mm rr	8								
BRSET opr. msk, ref       Branch if (M) • (mm) = 0 (If All Selected Bit(s) Set)       DIR EX EX TEI hill Imm rr 0E xb mm rr 0E xb mm rr 0E xb mm rr 0E xb mm rr 6       -	BRN rel	Branch Never (if 1 = 0)	REL	21 rr	1	-	-	-	-	-	-	-	-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BRSET	Branch if $(\overline{M}) \bullet (mm) = 0$	DIR	4E dd mm rr	4	-	-	-	-	-	-	-	-
IDX         OE xb mm r IDX1         OE xb m r IDX1         OE	opr, msk, rel	(if All Selected Bit(s) Set)	EXT	1E hh ll mm rr	5								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX	0E xb mm rr	4								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX1	0E xb ff mm rr	6								
BSET opr, msk       (M) + (mm) $\Rightarrow$ M       DIR       4C d mm       4       4       -       -       -       A       A       0       0         BSR rel       (SP) - 2 = SP; RTM <sub>x</sub> RTM <sub>L</sub> $\Rightarrow$ M(SP) <sup>1</sup> M(SP+1) Subrouline address $\Rightarrow$ PC       REL       07 rr       4.       4.       - <td></td> <td></td> <td>IDX2</td> <td>0E xb ee ff mm rr</td> <td>8</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			IDX2	0E xb ee ff mm rr	8								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BSET opr, msk	$(M) \div (mm) \Rightarrow M$	DIR	4C dd mm	4	-	-	-	-	Δ	Δ	0	-
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Set Bit(s) in Memory	EXT	1C hh ll mm	4								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX	0C xb mm	4								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX1	0C xb ff mm	4								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			IDX2	0C xb ee ff mm	6								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	BSR rel	$(SP) - 2 \Rightarrow SP;$	REL	07 rr	4	_	-	_	_	_	-	-	-
Branch to Subroutine         Image: Marking the subroutine         Image: Marking the subroutine         REL         28 rr         3/1         -		$\begin{array}{l} RTN_{H}:RTN_{L} \Rightarrow M_{(SP)}:M_{(SP+1)}\\ Subroutine \ address \Rightarrow PC \end{array}$											
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Branch to Subroutine											
BVS rel       Branch if Overflow Bit Set (if V = 1)       REL       29 rr       3/1       -	BVC rel	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	3/1	-	-	-	-	-	-	-	-
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BVS rel	Branch if Overflow Bit Set (if $V = 1$ )	REL	29 rr	3/1	-	-	-	-	-	-	-	-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CALL opr, page	$(SP) - 2 \Rightarrow SP;$	EXT	4A hh ll pg	8	-	-	-	-	-	-	-	-
		$RTN_{H}:RTN_{L} \Rightarrow M_{(SP)}:M_{(SP+1)}$	IDX	4B xb pg	8								
$ \left( \begin{array}{ccc} (\operatorname{PPG}) \Rightarrow \operatorname{M}_{(\operatorname{SP})}; & & \operatorname{IDX2} & \operatorname{Bxb eeff pg} & \operatorname{P} & \operatorname{S} & \operatorname{I} & \operatorname$		$(SP) - 1 \Rightarrow SP;$	IDX1	4B xb ff pg	8								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$(PPG) \Rightarrow M_{(SP)};$	IDX2	4B xb ee ff pg	9								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$pg \Rightarrow PPAGE register;$											
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$Program \ address \Rightarrow PC$											
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $													
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Call Subroutine in extended memory											
CALL [D,1] CALL [opr,1]Indirect modes get program address and new pg value based on pointer.[D,IDX] (IDX2]4B xb ee ff10 4B xb ee ff<		(Program may be located on another											
$ \begin{array}{c} \mbox{CALL [D,I]} \\ \mbox{CALL [opr,I]} \\ \mbox{CALL [opr,I]} \\ \mbox{CALL [opr,I]} \\ \mbox{and new pg value based on pointer.} \\ \mbox{r=X,Y,SP, or PC} \\ \mbox{CBA} & (A) - (B) \\ \mbox{Compare 8-Bit Accumulators} \\ \mbox{CALC } (B) \\ \mbox{Campare 8-Bit Accumulator A} \\ \mbox{CALC } (B) \\ \mbox{Campare 8-Bit Accumulator A} \\ \mbox{CALC } (B) \\ \mbox{Campare 8-Bit Accumulator A} \\ \mbox{CALC } (B) \\ \mbox$		expansion memory page.)											
CALL [opr,r] r = X, Y, SP, or PCand new pg value based on pointer.[IDX2]4B xb ee ff101011 <th1< th="">11<td>CALL [D, r]</td><td>Indirect modes get program address</td><td>[D,IDX]</td><td>4B xb</td><td>10</td><td>  -</td><td>-  </td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></th1<>	CALL [D, r]	Indirect modes get program address	[D,IDX]	4B xb	10	-	-	-	-	-	-	-	-
r = X, Y, SP, or PC       INH       18 17       2 $r = X, Y, SP, or PC$ INH       18 17       2 $r = X, Y, SP, or PC$ CBA $(A) - (B)Compare 8-Bit Accumulators       INH       18 17       2       r = X, Y, SP, or PC A A A         CLC       0 \Rightarrow CTranslates to ANDCC #$FE       IMM       10 FE       1       r = X, Y, SP, or PC A A A A         CLI       0 \Rightarrow CTranslates to ANDCC #$FE       IMM       10 EF       1 RCALL [opr,r]and new pg value based on pointer.[IDX2]4B xb ee ff10$	CALL [ <i>opr</i> , <i>r</i> ]	and new pg value based on pointer.	[IDX2]	4B xb ee ff	10								
r = X, Y, SP, or PC       INH       INH       18 17       2       -       -       -       A       A       A       A         CBA       (A) - (B) Compare 8-Bit Accumulators       INH       18 17       2       -       -       -       -       A       A       A       A         CLC $0 \Rightarrow C$ Translates to ANDCC #\$FE       IMM       10 FE       1       -       0       -       -       -       0       -       -       -       0       -       -       0       -       -       0       -       -       0       -       -       0       -       -       0       -       -       0       -       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       0       -       1       0       0       - <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>													
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		r = X, Y, SP, or PC											
Compare 8-Bit AccumulatorsImage: Marcine	СВА	(A) – (B)	INH	18 17	2	-	-	-	-	Δ	Δ	$\Delta$	$\Delta$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		Compare 8-Bit Accumulators											
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	CLC	$0 \Rightarrow C$	IMM	10 FE	1	-	-	-	_	-	-	-	0
$ \begin{array}{c c} \text{CLI} & 0 \Rightarrow \text{I} \\ \hline Translates to \text{ ANDCC } \# \text{EF} \\ (\text{enables I-bit interrupts)} \end{array} & \text{IMM} & 10 \text{ EF} & 1 & - & - & - & 0 & - & - & - & - & - & -$		Translates to ANDCC #\$FE											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CLI	$0 \Rightarrow 1$	IMM	10 EF	1	_	_	_	0	_	_	_	_
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Translates to ANDCC #\$EF											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		(enables I-bit interrupts)											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CLR opr	$0 \Rightarrow M$ Clear Memory Location	FXT	79 hh ll	3	_	_	_	_	0	1	0	0
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				69 xb	2					Ŭ	'	Ŭ	U
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			IDX1	69 xb ff	3								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			IDX2	69 xb ee ff	3								
CLRA $0 \Rightarrow A$ Clear Accumulator AINH871ICLRB $0 \Rightarrow B$ Clear Accumulator BINHC71IIICLV $0 \Rightarrow V$ IMM10 FD10-				69 xb	5								
CLRA $0 \Rightarrow A$ Clear Accumulator AINH $87$ 1ICLRB $0 \Rightarrow B$ Clear Accumulator BINH $C7$ 1ICLV $0 \Rightarrow V$ ImmImm10 FD10CLV $0 \Rightarrow V$ Translates to ANDCC #\$FDIMM10 FD10-			[[]][][]][][][][][]][][][][][]][][][][]][][	69 xb ee ff	5								
CLRB $0 \Rightarrow B$ Clear Accumulator BINHC71ICLV $0 \Rightarrow V$ IMM10 FD10CLV $0 \Rightarrow V$ IMM10 FD10-	CLRA	$0 \Rightarrow A$ Clear Accumulator A	INH	87	1								
$CLV \qquad 0 \Rightarrow V \qquad IMM 10 FD \qquad 1 0 - 0$ $Translates to ANDCC #$FD$	CLRB	$0 \Rightarrow B$ Clear Accumulator B	INH	C7	1								
Translates to ANDCC #\$FD         Image: Control of the second		$0 \rightarrow V$	INANA	10 ED	1		-			-	-	0	-
		Translates to ANDCC #\$FD										5	

CMPA opr         (A) – (M) Compare Accumulator A with Memory         IMM EXT EXT B1 bh II         11 B H bII         1 B H bIII	Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
Compare Accumulator A with Memory         DIR B         I dd (B) (B) (B) (B) (B) (C)         OIR (B) (B) (B) (C)         I dd (B) (B) (B) (B) (C)         OIR (B) (B) (B) (C)         I dd (B) (B) (B) (B) (C)         OIR (B) (B) (B) (C)         I dd (B) (B) (B) (B) (C)         OIR (B) (B) (C)         I dd (B) (B) (B) (C)         OIR (B) (B) (C)         I dd (B) (B) (B) (C)         OIR (B) (B) (C)         OIR (B) (B) (C)         OIR (B) (B) (C)         OIR (B) (C)         OIR (C)         OI (C)         OI (C)         OI (C) </td <td>CMPA opr</td> <td>(A) – (M)</td> <td>IMM</td> <td>81 ii</td> <td>1</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>Δ</td> <td>Δ</td> <td>Δ</td> <td>Δ</td>	CMPA opr	(A) – (M)	IMM	81 ii	1	-	-	-	-	Δ	Δ	Δ	Δ
EXT IDX IDX IDX IDX IDX IDX IDX IDX IDX IDX		Compare Accumulator A with Memory	DIR	91 dd	3								
IDX         A1 xb off         3 IDX2         A1 xb off         3 IDX2         A1 xb off         4 (D)DX1         A1 xb off         4 (D)DX1         A1 xb off         4 (D)DX1         A1 xb off         4 (D)DX1         A1 xb off         4 (D)DX2         A1 xb oeff         4 (D)DX1         A1 xb oeff         4 (D)DX1         A1 xb oeff         4 (D)DX1         C         C         C         C         C         A         A         A         A           CMPB opr         (B) - (M)         Compare Accumulator B with Memory         DIM         C1 ii         1         1         -         -         -         A         A         A         A           COM opr         (M) ⇒ M equivalent to SFF - (M) ⇒ M         EXT         T1 hb II         4         -         -         -         -         A<			EXT	B1 hh ll	3								
IDX1         At xb ff         3         I <th< td=""><td></td><td></td><td>IDX</td><td>A1 xb</td><td>3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			IDX	A1 xb	3								
IDX2 [IDX2]         At xb ee ff         6         5         5         5         5           CMPB opr         (B) - (M) Compare Accumulator B with Memory Compare Accumulator B with Memory Dire         IMM         C1 ii         1         -         -         -         A			IDX1	A1 xb ff	3								
IDIOX2         At xb oeff         6         I <thi< th="">         I         <thi< th="">         &lt;</thi<></thi<>			IDX2	A1 xb ee ff	4								
IDMA         CI ii         I<			[D,IDX]	A1 xb	6								
CMPB opr         (B) - (M) Compare Accumulator B with Memory         IMM DIR EXT E1 xb IDX IDX IDX IDX IDX IDX IDX IDX IDX IDX			[IDX2]	A1 xb ee ff	6								
Compare Accumulator B with Memory         DIR EXT         P1 h ll FXT         0 d FXT         3 f FXD         1 b ll FXD         1 b ll FXD         3 f FXD         1 b ll FXD         1 b ll FXD         4 f FXD         1 b ll FXD         4 f FXD         1 b ll FXD         4 f FXD         5 f FXD         4 f FXD         5 f FXD         6 f FXD         5 f FXD         7 f FXD         6 f FXD         7 f FXD         <	CMPB opr	(B) – (M)	IMM	C1 ii	1	-	-	-	-	Δ	Δ	Δ	Δ
$ \left[ \begin{array}{c} \text{EXT} & \text{F1 hh} & \text{II} & 3 \\ \text{IDX} & \text{E1 xb} & \text{eff} & 4 \\ \text{IDX2} & \text{E1 xb eeff} & 4 \\ \text{IDX2} & \text{E1 xb eeff} & 6 \\ \text{IDX2} & \text{E1 xb} & \text{eeff} & 6 \\ \text{IDX3} & \text{A Xb} & \text{A Xb} & \text{A Xb} \\ \text{IDX4} & \text{A Xb} & \text{A Xb} & \text{A Xb} & \text{A Xb} \\ \text{IDX4} & \text{A Xb} \\ \text{IDX4} & \text{A Xb} \\ \text{IDX2} & \text{A Xb} $		Compare Accumulator B with Memory	DIR	D1 dd	3								
IDX         E1 xb         3         IDX         E1 xb         3         IDX         E1 xb         3         IDX         E1 xb         6           COM opr         (M) = M equivalent to \$FF - (M) = M         EXT         71 hb II         4         -			EXT	F1 hh ll	3								
$ \begin{bmatrix} IDX1 & E I xb \ eff & 3 & b \\ IDX2 & E I xb \ eff & 4 \\ E I xb \ eff & 6 & b & c & c & c & c \\ E I xb \ eff & 6 & b & c & c & c & c & c & c & c & c & c$			IDX	E1 xb	3								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX1	E1 xb ff	3								
IDIOX [IDX2]         E1 xb ce ff         6         I         I         I         I           COM opr         (M) ⇒ M equivalent to SFF – (M) ⇒ M 1's Complement Memory Location         EXT         71 hh II         4         -         -         -         A         0         1           LOM         61 xb         33         1         5         -         -         -         A         0         1           COM opr         (Å) ⇒ A complement Accumulator A (Å) ⇒ A complement Accumulator B         INH         41         1         -         -         -         -         A         A         0         -           CPD opr         (AB) = (M:M+1)         IMM         8C ij kk         2         -         -         -         A			IDX2	E1 xb ee ff	4								
$ \begin{array}{                                    $			[D,IDX]	E1 xb	6								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			[IDX2]	E1 xb ee ff	6								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	COM opr	$(\overline{M}) \Rightarrow M \text{ equivalent to } FF - (M) \Rightarrow M$	EXT	71 hh ll	4	-	-	-	-	Δ	Δ	0	1
$ \left[ \begin{array}{c} \text{DX1} & \text{ fill } \text{bill } \text{fill } \text{bill } $		1's Complement Memory Location	IDX	61 xb	3								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX1	61 xb ff	4								
$ \begin{bmatrix} [D,IX] & 61 \ xb & 66 \\ [IDX2] & 61 \ xb & eff & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 66 \\ [IDX2] & 71 \ xb & xb & 71 \\ [IDX2] & 71 \ xb & xb & 71 \\ [IDX2] & 71 \ xb & xb & 71 \\ [IDX2] & 71 \ xb & $			IDX2	61 xb ee ff	5								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			[D,IDX]	61 xb	6								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			[IDX2]	61 xb ee ff	6								
COMB         (B) ⇒ B Complement Accumulator B         INH         51         1	COMA	$(\overline{A}) \Rightarrow A$ Complement Accumulator A	INH	41	1								
CPD opr       (A:B) - (M:M+1) Compare D to Memory (16-Bit)       IMM DR EXT BC hh II IDX AC xb       8C jj kk 9C dd 3 EXT BC hh II IDX AC xb       2 3 3 2 4C xb ee ff 6 10X2       - 4 4 4       - 4 4       - 4 4      - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4      - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4       - 4 4      - 4 4      - 4 4      - 4 4 <td>COMB</td> <td><math>(\overline{B}) \Rightarrow B</math> Complement Accumulator B</td> <td>INH</td> <td>51</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	COMB	$(\overline{B}) \Rightarrow B$ Complement Accumulator B	INH	51	1								
Compare D to Memory (16-Bit)         DIR EXT IDX         9C dd EXT BC hh II         3 I X Cxb         I I X Cxb         3 I X Zxb         I X Zxb         I X Zxb         I Zxb	CPD opr	(A:B) – (M:M+1)	IMM	8C ji kk	2	_	_	_	_	Δ	Δ	Δ	Δ
EXT       BC hh II       3       3       5       5       5         IDX       AC xb       3       3       3       5		Compare D to Memory (16-Bit)	DIR	9C dd	3								
IDX IDX1 (D)X1 (D)Z2 (AC xb eff         AC xb (T)X2 (AC xb eff         AC xb ff         AC (T)Z2 (AC xb eeff         AC xb eff         AC xb (T)Z2 (AC xb eeff         AC xb eeff         AC xb         AC			EXT	BC hh ll	3								
IDX1         AC xb ff         3         a         b <th< td=""><td></td><td></td><td>IDX</td><td>AC xb</td><td>3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			IDX	AC xb	3								
IDX2 [D,IDX] (D,IDX]         AC xb ce ff (C xb de ff)         4 6 6         4 7			IDX1	AC xb ff	3								
ID, IDX1 (IDX2)         AC xb AC xb ee ff         6 6			IDX2	AC xb ee ff	4								
IDX2         AC xb ee ff         6         I <thi< th=""> <thi< th=""> <thi< th=""> <th< td=""><td></td><td></td><td>[D,IDX]</td><td>AC xb</td><td>6</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<></thi<></thi<></thi<>			[D,IDX]	AC xb	6								
CPS opr         (SP) - (M:M+1) Compare SP to Memory (16-Bit)         IMM DIR EXT IDX         8F jj kk 9F dd         2 3 8 5 10X         - - - - - - - -         - - -         - -         - - <th< td=""><td></td><td></td><td>[IDX2]</td><td>AC xb ee ff</td><td>6</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			[IDX2]	AC xb ee ff	6								
Compare SP to Memory (16-Bit)       DIR       9F dd       3       I	CPS opr	(SP) – (M:M+1)	IMM	8F ii kk	2	_	_	_	_	Λ	Δ	Δ	Δ
EXT       BF hh II       3       I		Compare SP to Memory (16-Bit)	DIR	9F dd	3								
IDX       AF xb       3       I </td <td></td> <td></td> <td>EXT</td> <td>BF hh ll</td> <td>3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			EXT	BF hh ll	3								
IDX1       AF xb ff       3       I <td< td=""><td></td><td></td><td>IDX</td><td>AF xb</td><td>3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>			IDX	AF xb	3								
IDX2 (D,IDX] (IDX2)       AF xb ee ff       4       4       4       5			IDX1	AF xb ff	3								
Image: Distribution of the constraint of the constrelevel denember of the constraint of the constraint of the const			IDX2	AF xb ee ff	4								
IDX2]       AF xb ee ff       6       I       I       I       I         CPX opr       (X) - (M:M+1) Compare X to Memory (16-Bit)       IMM       8E jj kk       2       - <td></td> <td></td> <td>[D,IDX]</td> <td>AF xb</td> <td>6</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			[D,IDX]	AF xb	6								
CPX opr       (X) - (M:M+1) Compare X to Memory (16-Bit)       IMM DIR EXT IDX IDX IDX IDX IDX IDX IDX IDX IDX IDX			[IDX2]	AF xb ee ff	6								
Compare X to Memory (16-Bit)       DIR       9E dd       3       I	CPX opr	$(X) - (M \cdot M + 1)$	IMM	8F ii kk	2	-	-	_	_	Λ	Λ	Λ	Λ
EXT       BE hh II       3       I <td< td=""><td>or <i>i</i> copi</td><td>Compare X to Memory (16-Bit)</td><td>DIR</td><td>9E dd</td><td>3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	or <i>i</i> copi	Compare X to Memory (16-Bit)	DIR	9E dd	3								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			EXT	BE hh ll	3								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX	AE xb	3								
IDX2       AE xb ee ff       4			IDX1	AE xb ff	3								
[D,IDX]       AE xb       6 <t< td=""><td></td><td></td><td>IDX2</td><td>AE xb ee ff</td><td>4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			IDX2	AE xb ee ff	4								
[IDX2]       AE xb ee ff       6       I       I       I         CPY opr       (Y) – (M:M+1)       IMM       8D jj kk       2       -       -       -       -       Δ       Δ       Δ         Compare Y to Memory (16-Bit)       IMM       8D jj kk       2       -       -       -       -       -       Δ       Δ       Δ         IDX       AD xb       3       IDX       AD xb       3       I       I       I       I       Δ       Δ       Δ         IDX       AD xb       3       I			[D,IDX1	AE xb	6								
CPY opr         (Y) – (M:M+1) Compare Y to Memory (16-Bit)         IMM         8D jj kk         2         –         –         –         –         –         Δ         Δ         Δ         Δ           DIR         9D dd         3         EXT         BD hh II         3         IDX         AD xb         3         IDX1         AD xb         3         IDX2         AD xb ff         3         IDX2         AD xb ee ff         4         IDX2         AD xb ee ff         4         IDX2         AD xb         6         IDX2         AD xb ee ff         6         IDX2         AD xb         6         IDX2         AD xb         6         IDX2         AD xb         AD			[IDX2]	AE xb ee ff	6								
Compare Y to Memory (16-Bit)     DIR     9D dd     3       EXT     BD hh II     3       IDX     AD xb     3       IDX1     AD xb ff     3       IDX2     AD xb ee ff     4       [D,IDX]     AD xb     6       [IDX2]     AD xb ee ff     6	CPY opr	(Y) - (M:M+1)		8D ii kk	2	1_	1_	_	_	Λ	Λ	Λ	Λ
EXT     BD hh II     3       IDX     AD xb     3       IDX1     AD xb ff     3       IDX2     AD xb ee ff     4       [D,IDX]     AD xb     6       IIDX21     AD xb ee ff     6		Compare Y to Memory (16-Bit)	DIR	9D dd	3								
IDX     AD xb     3       IDX1     AD xb ff     3       IDX2     AD xb ee ff     4       [D,IDX]     AD xb     6       [IDX2]     AD xb ee ff     6			FXT	BD hh II	3								
IDX         AD xb         3           IDX1         AD xb ff         3           IDX2         AD xb ee ff         4           [D,IDX]         AD xb         6           [IDX2]         AD xb ee ff         6				AD xb	3								
IDX1         AD xb fit         S           IDX2         AD xb ee ff         4           [D,IDX]         AD xb         6           [IDX2]         AD xb ee ff         6				AD xh ff	3								
[D,IDX] AD xb cc ff 4 [] [] [] [] [] [] [] [] [] [] [] [] []				AD xb ee ff	4								
			וצחו חז	AD xb	6								
			[IDX2]	AD xb ee ff	6								

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	3	-	-	-	-	Δ	Δ	?	Δ
DBEQ cntr, rel	$(cntr) - 1 \Rightarrow cntr$ if $(cntr) = 0$ , then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	-	-	-	-	-
DBNE cntr, rel	$(cntr) - 1 \Rightarrow cntr$ If $(cntr)$ not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if $\neq 0$ (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	3	-	-	-	_	-	-	-	-
DEC opr DECA DECB	$(M) - \$01 \Rightarrow M$ Decrement Memory Location $(A) - \$01 \Rightarrow A$ Decrement A $(B) - \$01 \Rightarrow B$ Decrement B	EXT IDX IDX1 [D,IDX2 [D,IDX] [IDX2] INH INH	73 hh II 63 xb 63 xb ff 63 xb ee ff 63 xb 63 xb ee ff 43 53	4 3 4 5 6 6 1	-	-	-	-	Δ	Δ		-
DES	$(SP) - \$0001 \Rightarrow SP$ Translates to LEAS -1,SP	IDX	1B 9F	2	-	-	-	-	-	-	-	-
DEX	$(X) - $ \$0001 $\Rightarrow X$ Decrement Index Register X	INH	09	1	-	-	-	-	-	Δ	-	-
DEY	$(Y) - $ \$0001 $\Rightarrow$ Y Decrement Index Register Y	INH	03	1	-	-	-	-	-	Δ	-	-
EDIV	$(Y:D) \div (X) \Rightarrow Y$ Remainder $\Rightarrow D$ 32 × 16 Bit $\Rightarrow$ 16 Bit Divide (unsigned)	INH	11	11	-	-	-	-	Δ	Δ	Δ	Δ
EDIVS	$(Y:D) \div (X) \Rightarrow Y$ Remainder $\Rightarrow D$ 32 × 16 Bit $\Rightarrow$ 16 Bit Divide (signed)	INH	18 14	12	-	-	-	-	Δ	Δ	Δ	Δ
EMACS sum	$ \begin{array}{l} (M_{(X)}:M_{(X+1)}) \times (M_{(Y)}:M_{(Y+1)}) + (M\simM+3) \Rightarrow \\ M\simM+3 \\ 16 \times 16 \text{ Bit} \Rightarrow 32 \text{ Bit} \\ Multiply \text{ and Accumulate (signed)} \end{array} $	Special	18 12 hh ll	13	-	-	-	-	Δ		Δ	Δ
EMAXD opr	$\begin{array}{l} MAX((D),(M:M+1)) \Rightarrow D \\ \\ MAX \text{ of 2 Unsigned 16-Bit Values} \\ \\ N,Z,V \text{ and C status bits reflect result of} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1A xb 18 1A xb ff 18 1A xb ee ff 18 1A xb 18 1A xb	4 4 5 7 7	-	-	-	-	Δ	Δ	Δ	Δ
EMAXM opr	$\begin{array}{l} MAX((D),(M{:}M{+}1)) \Rightarrow M{:}M{+}1\\ MAX \text{ of 2 Unsigned 16-Bit Values}\\ N,Z,V \text{ and C status bits reflect result of}\\ internal compare((D)-(M{:}M{+}1)) \end{array}$	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1E xb 18 1E xb ff 18 1E xb ee ff 18 1E xb 18 1E xb 18 1E xb ee ff	4 5 6 7 7	-	-	-	-	Δ	Δ	Δ	Δ
EMIND opr	$MIN((D), (M:M+1)) \Rightarrow D$ $MIN \text{ of } 2 \text{ Unsigned 16-Bit Values}$ $N, Z, V \text{ and } C \text{ status bits reflect result of internal compare } ((D) - (M:M+1))$	IDX IDX1 IDX2 [D,IDX] [IDX2]	18 1B xb 18 1B xb ff 18 1B xb ee ff 18 1B xb 18 1B xb 18 1B xb ee ff	4 4 5 7 7	-	-	-	-	Δ	Δ	Δ	Δ

EMINM opr       MIN(0), (M-H-1)) = M-M+1       IDX       18 IF xb       4       -<	Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EMINM opr	$MIN((D), (M:M+1)) \Rightarrow M:M+1$	IDX	18 1F xb	4	-	-	-	-	Δ	Δ	Δ	Δ
$ \begin{bmatrix}  D X2  & 18 \text{ if } xb \text{ eff} & 6 \\  D X2  & 18 \text{ if } xb \text{ eff} & 6 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 7 \\  D X2  & 18 \text{ if } xb \text{ eff} & 1 \\  D X2  & 18 \text{ if } xb \text{ eff} & 1 \\  D X2  & 18 \text{ if } xb \text{ eff} & 1 \\  D X2  & 18 \text{ if } xb \text{ eff} & 1 \\  D X2  & 18 \text{ if } xb \text{ eff} & 1 \\  D X2  & 18 \text{ xb eff} & 3 \\  D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 3 \\  D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 4 \\  D D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 88 \text{ xb eff} & 6 \\  D X2  & 18 \text{ 3F xb} & 10 & - & - & - & - & - & - \\ 16 \text{ eff} xa \text{ labe any } y(x 4 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 +2 $		MIN of 2 Unsigned 16-Bit Values	IDX1	18 1F xb ff	5								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			IDX2	18 1F xb ee ff	6								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		N, Z, V and C status bits reflect result of internal compare $((D) - (M:M+1))$	[D,IDX] [DX2]	18 1F XD 18 1F xb ee ff	7								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EMUL	$(D) \times (Y) \Rightarrow Y:D$	INH	13	3	-	-	-	_	Δ	Δ	_	Δ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$16 \times 16$ Bit Multiply (unsigned)											
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	EMULS	$(D) \times (Y) \Rightarrow Y:D$ 16 × 16 Bit Multiply (signed)	INH	18 13	3	-	-	-	-	Δ	Δ	-	Δ
Exclusive-OR A with MemoryDIR EXT98 dd B hh II3 I IDXA8 xb3 I IDXA8 xb3 I IDXA8 xb3 I IDXA8 xb3 I IDXA8 xb6 CEORB opr(B) $\oplus$ (M) $\Rightarrow$ B Exclusive-OR B with MemoryIMM IDXC8 ii1 PR- P- P- 	EORA opr	$(A) \oplus (M) \Rightarrow A$	IMM	88 ii	1	-	-	-	-	Δ	Δ	0	-
$ \begin{array}{ c c c c c c c } EXI & B8 hn II & 3 \\ IDX & A8 xb & 3 \\ IDX1 & A8 xb & ff & 3 \\ IDX2 & A8 xb & eff & 4 \\ [D,IDX] & A8 xb & eff & 4 \\ [D,IDX] & A8 xb & eff & 6 \\ \hline \\ EORB opr & (B) \oplus (M) \Rightarrow B \\ Exclusive-OR B with Memory & IMM & C8 ii & 1 & - & - & - & \Delta & 0 \\ EXG & (B) \oplus (M) \Rightarrow B \\ Exclusive-OR B with Memory & IMM & C8 ii & 1 & - & - & - & \Delta & 0 \\ EXG & (B) \oplus (M) \Rightarrow B \\ Exclusive-OR B with Memory & IMM & C8 ii & 1 & - & - & - & - & \Delta & 0 \\ EXG & (B) \oplus (M) \Rightarrow B \\ Exclusive-OR B with Memory & IMM & C8 ii & 1 & - & - & - & - & \Delta & 0 \\ EXG & (B) \oplus (M) \Rightarrow B \\ EXG & (C, M) \Rightarrow DR & DR$		Exclusive-OR A with Memory	DIR	98 dd	3								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			EXI	B8 hh ll	3								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				A8 xb	3								
$\begin{bmatrix} \text{ID}, \text{DZ} & \text{Ab a be if } & \text{Ab be if } & $				A8 XD II	3								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					4								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			[עסו,ס] ניצחוז	AO XU A8 xh ee ff	6								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					0								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	EORB opr	$(B) \oplus (M) \Rightarrow B$				-	-	-	-			0	-
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Exclusive-OR B with Memory			2								
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				FOILLI	2								
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				E8 vb ff	3								
$\begin{bmatrix} D,DZ \\ [D,DZ \\ [E8 xb end fillow $				E8 vb ee ff									
[D,US1] E x b e e ff = 6 $[D22] E x b e e ff = 6$ $[D22] E x b e e f$			וצחו חז	E8 xb	6								
$\begin{array}{ c c c c } \hline \mbox{Error} & \mbox{(M:M+1)+} [(B)\times((M+2:M+3) - (M:M+1))] \Rightarrow D \\ \mbox{16-Bit Table Lookup and Interpolate} \\ \hline \mbox{100} & \mbox{11} & \mbox{100} & \mbox{11} & \mbox{100} & \mbox{11} & \mbox{10} & \mbox{11} & \mbox{10} & \mbox{10} & \mbox{11} & \mbox{11} & \mbox{10} & \mbox{11} & \mbox{11}$				E8 xb ee ff	6								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ETBL opr	$(M:M+1)+[(B)\times((M+2:M+3) - (M:M+1))] \rightarrow D$		18 3E vb	10	_	_	_	_	•	•	_	2
EXG r1, r2(no indirect add. modes allowed)INHB7 eb1 </td <td></td> <td>16-Bit Table Lookup and Interpolate Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value</ea></td> <td></td>		16-Bit Table Lookup and Interpolate Initialize B, and index before ETBL. <ea> points at first table entry (M:M+1) and B is fractional part of lookup value</ea>											
EXG r1, r2(r1) $\Leftrightarrow$ (r2) (if r1 and r2 same size) or $\$00:(r1) \Rightarrow$ r2 (if r1=8-bit; r2=16-bit) or $(r1_{low}) \Leftrightarrow$ (r2) (if r1=16-bit; r2=8-bit)INHB7 eb11<		(no indirect addr. modes allowed)											
FDIV(D) + (X) $\Rightarrow$ X; r $\Rightarrow$ DINH18 1112 $\Delta$ IBEQ cntr, rel(cntr) + 1 $\Rightarrow$ cntrREL (f (cntr) = 0, then Branch else Continue to next instructionREL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr (f (cntr) = 0, then Branch else Continue to next instructionREL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr if (cntr) not = 0, then Branch; else Continue to next instructionREL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr 	EXG r1, r2	(r1) ⇔ (r2) (if r1 and r2 same size) or \$00:(r1) ⇒ r2 (if r1=8-bit; r2=16-bit) or (r1 <sub>low</sub> ) ⇔ (r2) (if r1=16-bit; r2=8-bit) r1 and r2 may be A B CCR D X Y or SP	INH	B7 eb	1	-	-	-	-	-	-	-	-
16 × 16 Bit Fractional DivideREL (cntr) + 1 $\Rightarrow$ cntr If (cntr) = 0, then Branch else Continue to next instructionREL (9-bit)04 lb rr3IBRE cntr, rel(cntr) + 1 $\Rightarrow$ cntr (cntr = A, B, D, X, Y, or SP)REL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr if (cntr) not = 0, then Branch; else Continue to next instructionREL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr if (cntr) not = 0, then Branch; else Continue to next instructionREL (9-bit)04 lb rr3	FDIV	$(D) \div (X) \Rightarrow X: r \Rightarrow D$	INH	18 11	12	-	_	-	_	_	Δ	Δ	
IBEQ cntr, rel(cntr) + 1 $\Rightarrow$ cntr If (cntr) = 0, then Branch else Continue to next instructionREL (9-bit)04 lb rr3 <t< td=""><td></td><td><math>16 \times 16</math> Bit Fractional Divide</td><td></td><td></td><td>  -</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		$16 \times 16$ Bit Fractional Divide			-								
Increment Counter and Branch If = 0 (cntr = A, B, D, X, Y, or SP)REL (9-bit)04 lb rr3 $  -$ <	IBEQ cntr, rel	$(cntr) + 1 \Rightarrow cntr$ If $(cntr) = 0$ , then Branch else Continue to next instruction	REL (9-bit)	04 lb rr	3	-	-	-	-	_	_	_	_
IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntrREL (9-bit)04 lb rr3IBNE cntr, rel(cntr) + 1 $\Rightarrow$ cntr if (cntr) not = 0, then Branch; else Continue to next instruction(9-bit)04 lb rr3Increment Counter and Branch if $\neq 0$		Increment Counter and Branch if = $0$ (cntr = A, B, D, X, Y, or SP)											
if (cntr) not = 0, then Branch;     (9-bit)       else Continue to next instruction	IBNE cntr. rel	$(cntr) + 1 \Rightarrow cntr$	RFI	04 lb rr	3	1_	-	-	_	-	_	-	-
Increment Counter and Branch if $\neq 0$		if (cntr) not = 0, then Branch; else Continue to next instruction	(9-bit)										
(cntr = A, B, D, X, Y, or SP)		Increment Counter and Branch if $\neq 0$ (cntr = A, B, D, X, Y, or SP)											
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	IDIV	$(D) \div (X) \Rightarrow X; r \Rightarrow D$	INH	18 10	12	-	-	-	-	-	Δ	0	Δ

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
IDIVS	(D) $\div$ (X) $\Rightarrow$ X; r $\Rightarrow$ D 16 $\times$ 16 Bit Integer Divide (signed)	INH	18 15	12	-	-	-	-	Δ	Δ	Δ	Δ
INC opr	$(M) + \$01 \Rightarrow M$	EXT	72 hh ll	4	_	_	_	_	Δ	Δ	Δ	_
	Increment Memory Byte	IDX	62 xb	3								
		IDX1	62 xb ff	4								
		IDX2	62 xb ee ff	5								
		[D,IDX]	62 xb	6								
		[IDX2]	62 xb ee ff	6								
INCA	$(A) + $01 \Rightarrow A$ Increment Acc. A	INH	42	1								
INCB	$(B) + \$01 \Rightarrow B \qquad \text{Increment Acc. B}$	INH	52	1								
INS	$(SP) + $0001 \Rightarrow SP$ Translates to LEAS 1,SP	IDX	1B 81	2	-	-	-	-	-	-	-	-
INX	$(X) + $ \$0001 $\Rightarrow X$	INH	08	1	_	_	_	-	_	Δ	_	_
	Increment Index Register X											
INY	$(Y) + \$0001 \Rightarrow Y$	INH	02	1	_	_	_	_	_	Δ	_	_
	Increment Index Register Y											
JMP opr	Subroutine address $\Rightarrow$ PC	EXT	06 hh ll	3	-	-	_	_	_	_	_	_
		IDX	05 xb	3								
	Jump	IDX1	05 xb ff	3								
		IDX2	05 xb ee ff	4								
		[D,IDX]	05 xb	6								
		[IDX2]	05 xb ee ff	6								
JSR opr	$(SP) - 2 \Rightarrow SP$ :	DIR	17 dd	4	-	_	_	_	_	_	_	_
	$RTN_{H}:RTN_{I} \Rightarrow M_{(SP)}:M_{(SP+1)};$	EXT	16 hh ll	4								
	Subroutine address $\Rightarrow$ PC	IDX	15 xb	4								
		IDX1	15 xb ff	4								
	Jump to Subroutine	IDX2	15 xb ee ff	5								
		[D,IDX]	15 xb	7								
		[IDX2]	15 xb ee ff	7								
LBCC rel	Long Branch if Carry Clear (if C = 0)	REL	18 24 qq rr	4/3	-	-	_	-	_	-	_	_
LBCS rel	Long Branch if Carry Set (if C = 1)	REL	18 25 gg rr	4/3	-	-	_	_	_	_	_	_
LBEQ rel	Long Branch if Equal (if $Z = 1$ )	REL	18 27 gg rr	4/3	-	-	_	_	_	_	_	_
	Long Branch Greater Than or Equal	REI	18 2C og rr	4/3			_	_	_	_	_	_
	(if $N \oplus V = 0$ ) (signed)			-7/5								
LBGT rel	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	18 2E qq rr	4/3	-	-	-	-	-	-	-	-
LBHI rel	Long Branch if Higher (if C $+$ Z = 0) (unsigned)	REL	18 22 qq rr	4/3	-	-	-	-	-	-	-	-
LBHS rel	Long Branch if Higher or Same	REL	18 24 ga rr	4/3	-	-	_	_	_	_	_	_
	(if $C = 0$ ) (unsigned)											
	same function as LBCC											
LBLE rel	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	18 2F qq rr	4/3	-	-	-	-	-	-	-	-
I BLO rel	Long Branch if Lower	PEI	18 25 ag rr	1/3	_	_	_	_		_	_	
LDLOTE	(if $C = 1$ ) (unsigned)		10 20 qq 11	4/5				_				
	same function as LBCS											
I PI S rol	Long Bronch if Lower or Some	DEI	19.02 ag rr	1/2	-							
LDLS IEI	(if $C + Z = 1$ ) (unsigned)	REL	10 23 44 11	4/3	-	-	-	-	-	-	-	-
	(100 + 2 = 1) (unsigned)		10.00	4/0								
	(if $N \oplus V = 1$ ) (signed)	KEL	יס מע מי dd m	4/3	_	_	_	_	_	_	_	_
LBMI rel	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	4/3	-	-	-	-	-	-	-	-
LBNE rel	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	4/3	-	-	_	-	_	_	_	-
LBPL rel	Long Branch if Plus (if $N = 0$ )	REL	18 2A ga rr	4/3	-	-	_	_	_	_	_	_
I BRA rel	Long Branch Always (if 1=1)	RFI	18 20 gg rr	4	-	-	-	-	_	-	-	_
			1.2 - 2 44 "									

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
LBRN rel	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	3	-	-	-	-	-	-	-	-
LBVC rel	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	4/3	-	-	-	-	-	-	-	-
LBVS rel	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	4/3	-	-	-	-	-	-	-	-
LDAA opr	$(M) \Rightarrow A$	IMM	86 ii	1	_	_	_	-	Δ	Δ	0	_
	Load Accumulator A	DIR	96 dd	3								
		EXT	B6 hh ll	3								
		IDX	A6 xb	3								
		IDX1	A6 xb ff	3								
		IDX2	A6 xb ee ff	4								
			A6 XD	6								
			Ab xb ee li	0				-		.		
LDAB opr	$(M) \Rightarrow B$				-	-	-	-			0	-
	Load Accumulator B			3								
			FOIIIII	2								
			E0 XD E6 xb ff	3								
			E6 xh ee ff	4								
		ואסו סו	E6 xb	6								
			E6 xb ee ff	6								
	$(M:M+1) \rightarrow A:B$			2	_	_	_	_			0	_
	$(A:B) \rightarrow A:B$	DIR	DC dd	3								
		FXT	FC hh ll	3								
		IDX	EC xb	3								
		IDX1	EC xb ff	3								
		IDX2	EC xb ee ff	4								
		[D,IDX]	EC xb	6								
		[IDX2]	EC xb ee ff	6								
LDS opr	$(M:M+1) \Rightarrow SP$	IMM	CF ji kk	2	_	_	_	_	Δ	Δ	0	_
	Load Stack Pointer	DIR	DF dd	3								
		EXT	FF hh ll	3								
		IDX	EF xb	3								
		IDX1	EF xb ff	3								
		IDX2	EF xb ee ff	4								
		[D,IDX]	EF xb	6								
		[IDX2]	EF xb ee ff	6								
LDX opr	$(M:M+1) \Rightarrow X$	IMM	CE jj kk	2	-	-	-	-		$\Delta$	0	-
	Load Index Register X	DIR	DE dd	3								
		EXT	FE hh ll	3								
		IDX	EE xb	3								
		IDX1	EE xb ff	3								
			EE XD ee ff	4								
				6								
				0							0	
LDY opr	$(M:M+1) \Rightarrow Y$			2	-	-	-	-			0	-
				2								
			FD xb	3								
			ED xb ff	3								
		IDX2	ED xb ee ff	4								
		[D,IDX1	ED xb	6								
		[IDX2]	ED xb ee ff	6								
LEAS opr	Effective Address $\Rightarrow$ SP	אַקו	1B xb	2	-	-	_	_	_	_	-	_
	Load Effective Address into SP	IDX1	1B xb ff	2								
		IDX2	1B xb ee ff	2								

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
LEAX opr	Effective Address $\Rightarrow$ X	IDX	1A xb	2	-	-	-	-	-	-	-	-
	Load Effective Address into X	IDX1	1A xb ff	2								
		IDX2	1A xb ee ff	2								
LEAY opr	Effective Address $\Rightarrow$ Y	IDX	19 xb	2	-	-	-	-	-	-	-	-
	Load Effective Address into Y	IDX1	19 xb ff	2								
		IDX2	19 xb ee ff	2								
LSL opr	▲ →	EXT	78 hh ll	4	-	-	-	-	Δ	Δ	Δ	Δ
		IDX	68 xb	3								
		IDX1	68 xb ff	4								
	Logical Shift Left	IDX2	68 xb ee ff	5								
	same function as ASL		68 XD	6								
	Logical Chift Accumulator A to Loft		68 XD ee π	6								
LOLA	Logical Shift Accumulator A to Left		40									
LSLB			58	1						<u> </u>		
		INH	59	1	-	-	-	-	Δ		Δ	Δ
	Logical Shift Left D Accumulator same function as ASLD											
LSR opr	<b>&gt;</b>	EXT	74 hh ll	4	_	-	_	-	0	Δ	Δ	Δ
		IDX	64 xb	3								
	b7 b0 C	IDX1	64 xb ff	4								
	Logical Shift Right	IDX2	64 xb ee ff	5								
		[D,IDX]	64 xb	6								
		[IDX2]	64 xb ee ff	6								
LSRA	Logical Shift Accumulator A to Right	INH	44	1								
LSRB	Logical Shift Accumulator B to Right	INH	54	1								
LSRD	0	INH	49	1	-	-	-	-	0	Δ	Δ	Δ
	Logical Shift Right D Accumulator											
MAXA	$MAX((A),(M)) \Rightarrow A$	IDX	18 18 xb	4	-	-	-	-	Δ		$\Delta$	$\Delta$
	MAX of 2 Unsigned 8-Bit Values	IDX1	18 18 xb ff	4								
		IDX2	18 18 xb ee ff	5								
	N, Z, V and C status bits reflect result of	[D,IDX]	18 18 xb	7								
	internal compare ((A) – (M)).	[IDX2]	18 18 xb ee ff	7								
MAXM	$MAX((A),(M)) \Rightarrow M$	IDX	18 1C xb	4	-	-	-	-	Δ		Δ	Δ
	MAX of 2 Unsigned 8-Bit Values	IDX1	18 1C xb ff	5								
		IDX2	18 1C xb ee ff	6								
	N, Z, V and C status bits reflect result of $(A)$	[D,IDX]	18 1C xb	7								
	Internal compare ((A) – (M)).	[IDX2]	18 1C xb ee ff	1								
MEM	$\begin{array}{l} \mu \text{ (grade)} \Rightarrow M_{(Y)}; \\ (X) + 4 \Rightarrow X; (Y) + 1 \Rightarrow Y; \text{ A unchanged} \end{array}$	Special	01	5	-	-	?	-	?	?	?	?
	if (A) < P1 or (A) > P2 then $\mu = 0$ else											
	$\mu = MINI((A) - P1) \times S1$ (P2 – (A)) × S2 \$FF1											
	where:											
	A = current crisp input value:											
	X points at 4 byte data structure that de- scribes a trapezoidal membership function (P1, P2, S1, S2);											
	Y points at fuzzy input (RAM location). See instruction details for special cases.											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
MINA	$MIN((A),(M)) \Rightarrow A$	IDX	18 19 xb	4	-	-	-	-	Δ	Δ	Δ	Δ
	MIN of 2 Unsigned 8-Bit Values	IDX1	18 19 xb ff	4								
		IDX2	18 19 xb ee ff	5								
	N, Z, V and C status bits reflect result of	[D,IDX]	18 19 xb	7								
	internal compare ((A) – (M)).	[IDX2]	18 19 xb ee ff	7								
MINM	$MIN((A),(M)) \Rightarrow M$	IDX	18 1D xb	4	-	-	-	-	Δ	Δ	Δ	Δ
	MIN of 2 Unsigned 8-Bit Values	IDX1	18 1D xb ff	5								
		IDX2	18 1D xb ee ff	6								
	N, Z, V and C status bits reflect result of	[D,IDX]	18 1D xb	7								
	internal compare ((A) – (M)).	[IDX2]	18 1D xb ee ff	7								
MOVB opr1, opr2	$(M_1) \Rightarrow M_2$	IMM-EXT	18 0B ii hh ll	4	-	-	-	-	-	-	-	-
	Memory to Memory Byte-Move (8-Bit)	IMM-IDX	18 08 xb ii	4								
		EXI-EXI	18 0C hh ll hh ll	6								
			18 09 xb hh ll	5								
			18 UD xb nn li	5								
				5								
MOVW opr1, opr2	$(M:M+1_1) \Rightarrow M:M+1_2$	IMM-EXI	18 03 jj kk hh ll	5	-	-	-	-	-	-	-	-
	Memory to Memory Word-Move (16-Bit)		18 UU XD JJ KK	4								
			18 04 nn ii nn ii 18 01 vh hh ii	6								
			18 05 xb bb ll	5								
			18 02 xb xb	5								
	$(A) \times (B) \rightarrow A \cdot B$		10 02 10 10	2								
NOL	$(A) \times (B) \Rightarrow A.B$		12	3	-	-	-	-	-	-	-	
	$8 \times 8$ Unsigned Multiply											
NEG opr	$0 - (M) \Rightarrow M \text{ or } (\overline{M}) + 1 \Rightarrow M$	EXT	70 hh ll	4	-	-	-	-	Δ	Δ	Δ	Δ
	2's Complement Negate	IDX	60 xb	3								
		IDX1	60 xb ff	4								
		IDX2	60 xb ee ff	5								
		[D,IDX]	60 xb	6								
		[IDX2]	60 xb ee ff	6								
NEGA	$0 - (A) \Rightarrow A equivalent to (A) + 1 \Rightarrow B$	INH	40	1								
NEOD	Negate Accumulator A		50									
NEGB	$ 0 - (B) \Rightarrow B equivalent to (B) + 1 \Rightarrow B$	INH	50	1								
	Negate Accumulator B		A.7	4								
			A7		-	-	-	-	-	-	-	-
ORAA OPI	$(A) \leftarrow (N) \Rightarrow A$			2	-	-	-	-				-
				2								
				3								
			AA xb ff	3								
		IDX2	AA xb ee ff	4								
		ID.IDX1	AA xb	6								
		[IDX2]	AA xb ee ff	6								
ORAB opr	$(B) \div (M) \Rightarrow B$	IMM	CA ii	1	-	-	-	-	Λ	Λ	0	_
	Logical OR B with Memory	DIR	DA dd	3							ľ	
		EXT	FA hh ll	3								
		IDX	EA xb	3								
		IDX1	EA xb ff	3								
		IDX2	EA xb ee ff	4								
		[D,IDX]	EA xb	6								
		[IDX2]	EA xb ee ff	6								
ORCC opr	$(CCR) + M \Rightarrow CCR$	IMM	14 ii	1	↑	-	↑	↑	↑	€	€	€
	Logical OR CCR with Memory							1				

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
PSHA	$(SP) - 1 \Rightarrow SP; (A) \Rightarrow M_{(SP)}$	INH	36	2	-	-	-	-	-	-	-	I
	Push Accumulator A onto Stock											
PSHB	$(SP) - 1 \Rightarrow SP (B) \Rightarrow M_{(SP)}$	INH	37	2	_	_	-	_	_	_	_	_
				-								
	Push Accumulator B onto Stack											
PSHC	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$	INH	39	2	-	-	-	-	-	-	-	-
	Push CCR onto Stack											
PSHD	$(SP) - 2 \Rightarrow SP; (A:B) \Rightarrow M_{(SP)}:M_{(SP+1)}$	INH	3B	2	-	-	-	-	-	_	-	-
	Push D Accumulator onto Stack		24	2						$\left  - \right $		
PSHA	$(SP) - 2 \Rightarrow SP, (X_{H}, X_{L}) \Rightarrow M(SP) M(SP+1)$		34	2	-	-	-	-	-	-	-	-
	Push Index Register X onto Stack											
PSHY	$(SP) - 2 \Rightarrow SP; (Y_{H}:Y_{L}) \Rightarrow M_{(SP)}:M_{(SP+1)}$	INH	35	2	-	-	-	-	-	-	-	-
	Push Index Register V onto Stack											
PULA	$(M_{(SD)}) \Rightarrow A: (SP) + 1 \Rightarrow SP$	INH	32	3	-	_	-	_	_	_	_	_
			-									
	Pull Accumulator A from Stack											
PULB	$(M_{(SP)}) \Rightarrow B; (SP) + 1 \Rightarrow SP$	INH	33	3	-	-	-	-	-	-	-	-
	Pull Accumulator B from Stack											
PULC	$(M_{(SP)}) \Rightarrow CCR; (SP) + 1 \Rightarrow SP$	INH	38	3	Δ	↓	Δ	Δ	Δ	Δ	Δ	Δ
	Pull CCR from Stack $(M_{(22)};M_{(22-3)}) \rightarrow A;B; (SP) + 2 \rightarrow SP$	INH	34	3	-	_	-		_	$\left  - \right $	_	_
	$(\operatorname{W}(\operatorname{SP}),\operatorname{W}(\operatorname{SP}_{+1})) \rightarrow \operatorname{A.B.}, (\operatorname{SP}) + 2 \rightarrow \operatorname{SP}$											
	Pull D from Stack											
PULX	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow X_{H}:X_{L};  (SP) + 2 \Rightarrow SP$	INH	30	3	-	-	-	-	-	-	-	-
	Pull Index Register X from Stack											
PULY	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow Y_{H}:Y_{I}; (SP) + 2 \Rightarrow SP$	INH	31	3	-	-	-	-	_	_	_	_
	Pull Index Register Y from Stack	<b>0</b>										
REV <sup>2</sup>	MIN-MAX rule evaluation	Special	18 3A	3 Der	-	-	-	-	-	-	Δ	-
	Store to rule outputs unless fuzzy output is			rule								
	already larger (MAX).			byte								
	For rule weights see REVW.											
	5											
	Each rule input is an 8-bit offset from the base address in Y. Each rule output is an 8-											
	bit offset from the base address in Y. \$FE											
	separates rule inputs from rule outputs. \$FF terminates the rule list.											
	REV may be interrupted.											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
REVW <sup>2</sup>	MIN-MAX rule evaluation Find smallest rule input (MIN), Store to rule outputs unless fuzzy output is already larger (MAX).	Special	18 3B	3 per rule byte;	-	-	?	-	?	?	Δ	!
	Rule weights supported, optional.			5 per wt.								
	Each rule input is the 16-bit address of a fuzzy input. Each rule output is the 16-bit address of a fuzzy output. The value \$FFFE separates rule inputs from rule outputs. \$FFFF terminates the rule list.											
	REVW may be interrupted.											
ROL opr	Rotate Memory Left through Carry	EXT IDX IDX1 IDX2 [D,IDX]	75 hh II 65 xb 65 xb ff 65 xb ee ff 65 xb	4 3 4 5 6	-	-	-	-	Δ	Δ	Δ	Δ
ROLA	Rotate A Left through Carry	[IDX2]	65 xb ee ff	6								
ROLB	Rotate B Left through Carry	INH	55	1								
ROR opr		EXT IDX	76 hh ll 66 xb	4 3	-	-	-	-	Δ	Δ	Δ	Δ
	Rotate Memory Right through Carry	IDX1 IDX2 [D,IDX]	66 xb ee ff 66 xb ee ff 66 xb ee ff	5 6 6								
RORA RORB	Rotate A Right through Carry Rotate B Right through Carry	INH INH	46 56	1								
RTC	$\begin{array}{l} (M_{(SP)}) \Rightarrow PPAGE;  (SP) + 1 \Rightarrow SP; \\ (M_{(SP)}: M_{(SP+1)}) \Rightarrow PC_{H}: PC_{L}; \\ (SP) + 2 \Rightarrow SP \end{array}$	INH	0A	6	-	-	_	-	_	_	_	-
	Return from Call		25			11						
RII	$\begin{split} (M_{(SP)}) &\Rightarrow CCR;  (SP) + 1 \Rightarrow SP \\ (M_{(SP)}: M_{(SP+1)}) \Rightarrow B:A;  (SP) + 2 \Rightarrow SP \\ (M_{(SP)}: M_{(SP+1)}) \Rightarrow X_{H}: X_{L};  (SP) + 4 \Rightarrow SP \\ (M_{(SP)}: M_{(SP+1)}) \Rightarrow PC_{H}: PC_{L};  (SP) - 2 \Rightarrow SP \\ (M_{(SP)}: M_{(SP+1)}) \Rightarrow Y_{H}: Y_{L}; \\ (SP) + 4 \Rightarrow SP \end{split}$	INH	OB	8		↓ ↓	Δ	Δ	Δ			
	Return from Interrupt			_								<u> </u>
RTS	$(M_{(SP)}:M_{(SP+1)}) \Rightarrow PC_{H}:PC_{L};$ (SP) + 2 \Rightarrow SP	INH	3D	5	-	-	-	-	-	-	-	-
	Return from Subroutine											<u> </u>
SBA	$ (A) - (B) \Rightarrow A  Subtract B from A $	INH	18 16	2	-	-	-	-	Δ	Δ	Δ	Δ
SBCA opr	$(A) - (M) - C \Rightarrow A$ Subtract with Borrow from A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX]	82 ii 92 dd B2 hh II A2 xb A2 xb ff A2 xb ee ff A2 xb	1 3 3 3 4 6	-	-	-	-				
		[IDX2]	A2 xb ee ff	6								

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
SBCB opr	$\begin{array}{l} (B) - (M) - C \Rightarrow B\\ \text{Subtract with Borrow from B} \end{array}$	IMM DIR EXT	C2 ii D2 dd F2 bb ll	1 3 3	-	-	-	-	Δ	Δ	Δ	Δ
		IDX	E2 xb	3								
		IDX1	E2 xb ff	3								
		IDX2	E2 xb ee ff	4								
		[D,IDX]	E2 xb	6								
		[IDX2]	E2 xb ee ff	6								
SEC	$1 \Rightarrow C$ <i>Translates to</i> ORCC #\$01	IMM	14 01	1	-	-	-	-	-	-	-	1
SEI	$1 \Rightarrow I$ ; (inhibit I interrupts) Translates to ORCC #\$10	IMM	14 10	1	-	-	-	1	-	-	-	-
SEV	$1 \Rightarrow V$ <i>Translates to</i> ORCC #\$02	IMM	14 02	1	-	-	-	-	-	-	1	-
SEX r1, r2	$00:(r1) \Rightarrow r2 \text{ if } r1, \text{ bit 7 is 0 } or$ FF:(r1) $\Rightarrow$ r2 if r1, bit 7 is 1	INH	B7 eb	1	-	-	-	-	-	-	-	-
	Sign Extend 8-bit r1 to 16-bit r2 r1 may be A, B, or CCR r2 may be D, X, Y, or SP											
	Alternate mnemonic for TFR r1, r2											
STAA opr	$(A) \Rightarrow M$	DIR	5A dd	2	-	_	_	_	Δ	Δ	0	_
	Store Accumulator A to Memory	EXT	7A hh ll	3								
		IDX	6A xb	2								
		IDX1	6A xb ff	3								
		IDX2	6A xb ee ff	3								
		[D,IDX]	6A xb	5								
		[IDX2]	6A xb ee ff	5								
STAB opr	$(B) \Rightarrow M$	DIR	5B dd	2	-	-	-	-	Δ		0	-
	Store Accumulator B to Memory	EXT	7B hh ll	3								
			6B XD	2								
			6B XD II 6B xb aa ff	3								
			6B xb	5								
			6B xh ee ff	5								
STD opr	$(\Lambda) \rightarrow M (B) \rightarrow M (1)$		5C dd	2					•		0	
31D 0pi	$(A) \rightarrow M, (B) \rightarrow M+1$ Store Double Accumulator	EXT		2	-	-	-	-				-
			6C xb	2								
		IDX1	6C xb ff	3								
		IDX2	6C xb ee ff	3								
		[D,IDX]	6C xb	5								
		[IDX2]	6C xb ee ff	5								
STOP <sup>2</sup>	$(SP) - 2 \Rightarrow SP;$	INH	18 3E	9	-	-	-	-	-	-	-	-
	$RTN_{H}:RTN_{L} \Rightarrow M_{(SP)}:M_{(SP+1)};$			+5								
	$(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$			or								
	$(SP) - 2 \Rightarrow SP; (X_{H}:X_{L}) \Rightarrow M_{(SP)}:M_{(SP+1)};$			+2								
	$(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$											
	$(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)};$ STOP All Clocks											
	If S control bit = 1, the STOP instruction is											
	disabled and acts like a two-cycle NOP.											
	Registers stacked to allow quicker recovery by interrupt.											

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	с
STS opr	$(SP_H:SP_L) \Rightarrow M:M+1$	DIR	5F dd	2	-	-	-	-	Δ	Δ	0	-
	Store Stack Pointer	EXT	7F hh ll	3								
		IDX	6F xb	2								
		IDX1	6F xb ff	3								
		IDX2	6F xb ee ff	3								
		[D,IDX]	6F xb	5								
		[IDX2]	6F xb ee ff	5								
STX opr	$(X_{H}:X_{L}) \Rightarrow M:M+1$	DIR	5E dd	2	-	-	-	-	Δ	Δ	0	-
	Store Index Register X	EXT	7E hh ll	3								
		IDX	6E xb	2								
		IDX1	6E xb ff	3								
		IDX2	6E xb ee ff	3								
		[D,IDX]	6E xb	5								
		[IDX2]	6E xb ee ff	5								
STY opr	$(Y_H:Y_L) \Rightarrow M:M+1$	DIR	5D dd	2	-	-	-	-	Δ	Δ	0	-
	Store Index Register Y	EXT	7D hh ll	3								
		IDX	6D xb	2								
		IDX1	6D xb ff	3								
		IDX2	6D xb ee ff	3								
		[D,IDX]	6D xb	5								
		[IDX2]	6D xb ee ff	5								
SUBA opr	$(A) - (M) \Rightarrow A$	IMM	80 ii	1	_	_	_	_	Λ	Λ	Λ	Λ
002/000	Subtract Memory from Accumulator A	DIR	90 dd	3								
		FXT	B0 hh ll	3								
			A0 xb	3								
			A0 xb ff	3								
			A0 xb ee ff	4								
		ואסו סו	A0 xb	6								
		[IDX2]	A0 xb ee ff	6								
SUBB opr	$(B) - (M) \rightarrow B$		C0 ii	1	_	_	_	_	Δ	Δ	Λ	Λ
00000000	Subtract Memory from Accumulator B	DIR	D0 dd	3								
		FXT	F0 hh ll	3								
			F0 xb	3								
			E0 xb ff	3								
			E0 xb ee ff	4								
			E0 xb	6								
			E0 xb ee ff	6								
	$(D) = (M:M:1) \to D$			2				-			•	
SUBD Opr	$(D) - (WI.WI+T) \Rightarrow D$ Subtract Memory from D (A:P)			2	-	-	-	-				
	Subtract Memory from D (A.B)		B2 bb II	2								
				2								
			A3 XD A3 xh ff	2								
				6								
			A3 xb oo ff	6								
C) A //				0								
5001	$(SP) - 2 \Rightarrow SP;$	INH	3F	9	-	-	-	1	-	-	-	-
	$RIN_{H}:RIN_{L} \Longrightarrow M_{(SP)}:M_{(SP+1)};$											
	$(SP) - 2 \Rightarrow SP, (T_{H}, T_{L}) \Rightarrow W(SP), W(SP+1),$											
	$(SP) - 2 \Rightarrow SP; (A_{H}.A_{L}) \Rightarrow W(SP).W(SP+1);$											
	$(SP) - 2 \Rightarrow SP; (B.A) \Rightarrow W(SP) W(SP+1);$											
	$ (Sr) - 1 \Rightarrow Sr; (UUK) \Rightarrow M(SP)$											
	$1 \Rightarrow 1; (SVVI VECTOF) \Rightarrow PC$											
	Software Interrupt											
ТАВ	$(A) \Rightarrow B$	INH	18 0E	2	-	-	-	-	Δ	Δ	0	-
	Transfer A to B											

#### ~1 S Х н L Ν z ν С Operation Form Mode Coding (hex) TAP $(A) \Rightarrow CCR$ INH B7 02 1 Δ ∜ $\Delta$ $\Delta$ Δ $\Delta$ Δ $\Delta$ Translates to TFR A, CCR тва $(B) \Rightarrow A$ INH 18 0F 2 Δ Δ 0 \_ \_ \_ \_ \_ Transfer B to A TBEQ cntr. rel If (cntr) = 0, then Branch; REL 04 lb rr 3 \_ \_ \_ \_ \_ \_ \_ \_ (9-bit) else Continue to next instruction Test Counter and Branch if Zero (cntr = A, B, D, X, Y, or SP)TBL opr $(M) + [(B) \times ((M+1) - (M))] \Rightarrow A$ IDX 18 3D xb 8 $\Delta$ ? \_ \_ \_ $\Delta$ \_ \_ 8-Bit Table Lookup and Interpolate Initialize B, and index before TBL. <ea> points at first 8-bit table entry (M) and B is fractional part of lookup value. (no indirect addressing modes allowed.) TBNE cntr. rel REL 04 lb rr If (cntr) not = 0, then Branch; 3 \_ \_ \_ \_ \_ \_ \_ (9-bit) else Continue to next instruction Test Counter and Branch if Not Zero (cntr = A, B, D, X, Y, or SP) $(r1) \Rightarrow r2 \text{ or}$ TFR r1, r2 INH B7 eb 1 \_ \_ \_ \_ \_ \_ \_ $00:(r1) \Rightarrow r2 \text{ or}$ or ↓ $(r1[7:0]) \Rightarrow r2$ Δ Δ Δ Δ $\Delta$ Δ Δ Transfer Register to Register r1 and r2 may be A, B, CCR, D, X, Y, or SP TPA $(CCR) \Rightarrow A$ INH B7 20 1 \_ \_ \_ \_ \_ \_ \_ \_ Translates to TFR CCR , A TRAP $(SP) - 2 \Rightarrow SP;$ 0 0 0 0 INH 18 tn 10 0 0 1 0 $RTN_{H}:RTN_{L} \Rightarrow M_{(SP)}:M_{(SP+1)};$ tn = \$30-\$39 $(SP) - 2 \Rightarrow SP; (Y_H:Y_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ or $(SP) - 2 \Rightarrow SP; (X_H:X_L) \Rightarrow M_{(SP)}:M_{(SP+1)};$ \$40-\$FF $(SP) - 2 \Rightarrow SP; (B:A) \Rightarrow M_{(SP)}:M_{(SP+1)};$ $(SP) - 1 \Rightarrow SP; (CCR) \Rightarrow M_{(SP)}$ $1 \Rightarrow I$ ; (TRAP Vector) $\Rightarrow PC$ Unimplemented opcode trap TST opr (M) – 0 EXT F7 hh ll 3 Δ 0 0 \_ \_ \_ Δ Test Memory for Zero or Minus IDX E7 xb 3 IDX1 E7 xb ff 3 IDX2 E7 xb ee ff 4 [D,IDX] E7 xb 6 [IDX2] E7 xb ee ff 6 TSTA (A) – 0 Test A for Zero or Minus INH 97 1 (B) – 0 TSTB Test B for Zero or Minus INH D7 1 TSX $(SP) \Rightarrow X$ INH B7 75 1 \_ \_ \_ \_ \_ \_ \_ Translates to TFR SP,X TSY $(SP) \Rightarrow Y$ INH B7 76 1 \_ \_ \_ \_ \_ \_ \_ \_ Translates to TFR SP,Y $(X) \Rightarrow SP$ TXS INH B7 57 1 \_ \_ \_ \_ \_ \_ \_

INH

B7 67

1

\_ \_

#### Table 4 Instruction Set Summary (Continued)

Addr.

Machine

TYS

Translates to TFR X,SP

Translates to TFR Y,SP

 $(Y) \Rightarrow SP$ 

Source

\_

\_

\_ \_ \_

\_

Source Form	Operation	Addr. Mode	Machine Coding (hex)	~1	s	x	н	I	N	z	v	С
WAI <sup>2</sup>	$\begin{split} &(SP)-2\Rightarrow SP;\\ &RTN_{H}:RTN_{L}\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP; (Y_{H}:Y_{L})\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP; (X_{H}:X_{L})\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-2\Rightarrow SP; (B:A)\Rightarrow M_{(SP)}:M_{(SP+1)};\\ &(SP)-1\Rightarrow SP; (CCR)\Rightarrow M_{(SP)};\\ &W(AIT \text{ for interrupt}) \end{split}$	INH	3E	8 (in) + 5 (int)	- or - or -	-	_	- 1 1	-	-	-	-
WAV <sup>2</sup>	$\sum_{i=1}^{B} S_i F_i \Rightarrow Y:D$ $\sum_{i=1}^{B} F_i \Rightarrow X$ Calculate Sum of Products and Sum of Weights for Weighted Average Calculation Initialize B, X, and Y before WAV. B specifies number of elements. X points at first element in S <sub>i</sub> list. Y points at first element in F <sub>i</sub> list. All S <sub>i</sub> and F <sub>i</sub> elements are 8-bits. If interrupted, 6 extra bytes of stack used for intermediate values	Special	18 3C	8 per lable	_	-	?	_	?	Δ	?	?
wavr <sup>2</sup> pseudo- instruction	see WAV Resume executing an interrupted WAV in- struction (recover intermediate results from stack rather than initializing them to 0)	Special	3C		-	-	?	-	?	Δ	?	?
XGDX		INH	B7 C5	1	-	-	-	-	-	-	-	-
XGDY	$\begin{array}{l} (D) \Leftrightarrow (Y) \\ \hline \textit{Translates to EXG D, Y} \end{array}$	INH	B7 C6	1	-	-	-	-	-	-	-	-

Notes:

1. Each cycle (~) is typically 125ns for an 8MHz bus (16MHz oscillator).

2. Refer to CPU12 Reference Manual for additional information.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. *Motorola*, is a registered trademark of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### TO OBTAIN ADDITIONAL PRODUCT INFORMATION:

MOTOROLAI

USA/EUROPE:	Motorola Literature Distribution;
JAPAN:	P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
HONG KONG:	6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315 Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road Tai Po N T Hong Kong 852-26629298
MFAX: INTERNET:	RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 http://www.mot.com