

Title

文件編號 DOC# 版次 Rev IST-RD-0087

011

生效日期 Effective Date :

	Sp	ecification		
			資料中 For Z To.: WI	心參考文件用章 Reference Only 2012.08.22 NSTAR 合聚晶股份有限公司 sprated Solution Technology Inc
Written by Department	Written by / Date	Approved by QRA M	lanager	Issued by D.C.C.
Research & Development	Shyang 11/04/2011	Bonnie Lee 11/04/2011		Jenny Yeh 11/04/2011

Controlled by DCC

Copy List

Code Name	100	200	300	400	500	600	700
Dept.	HR	S/M	MFG	R&D	СН	QRA	MIS
				\checkmark	\checkmark	\checkmark	

This document is the exclusive property of <i>IST</i> (Integrated Solutions Technology, Inc.) and shall						
not be reproduced or copied or transformed to any other format without prior permission of <i>IST</i> Page 0-1						
本資料為 聯合聚晶 專有之財產, 非經許可, 不得複製, 翻印或轉變成其他形式使用.						

Title

IST0010 Specification

文件編號 DOC# 版次 Rev IST-RD-0087

011

生效日期 Effective Date: OLED Driver/Controller

11/04/2011

文件變更履歷頁

版次	變更項次	變更內容簡述	變更依據文	撰寫者	生效日期	
Rev.	Change	Change Description	件號碼	Writer	Eff. Date	
	Items#		ECN #			
001		New Release	E08090004 Pochin		08/06/2009	
002		Pwr=1,internal DCDC turn on after reset (P26)	E10090004	Pochin	10/19/2009	
003		Modify COM2/SEG100 pixel issue from IST0010CA1-D	E03100002	Pochin	03/03/2010	
	Page25	Added Character mode address map				
004	Page26	Added Graphic mode address map	E04100008	Shvang	04/16/2010	
	Page53	Modify application III figure "Master.OSC2 connected to Slave.OSC1".		,	04/10/2010	
005	Page9	Corrected the DDRAM address error in shift left function. (change address from "19,20,21" to "12,13,14")	E10100007	Shyang	10/21/2010	
	Page13~16	Modified font table 's address error. (LLLL -> LLLH)				
006	Page27~28	Added font table selection (FT) setting and power stable time (500ms) in 4/8 bit I/F instruction flow.	E01110001	Shyang	01/06/2011	
	Page 24	Corrected ID initial state (0,decrement by 1)				
007	Page 30	Added remark of function set Forbids to set FT=01 or 11 when IST0010 be operated in 4-bit interface.	E02110001	Shvang	02/15/2011	
	Page 37	An additional remark of 4 bit mode		j ~ 8		
	Page 43~44	Modified serial interface R/W wave				
	Page 60	Notes: repeated procedures in 4-bit mode				
This doc not be re	cument is the exproduced or co	cclusive property of <i>IST</i> (Integrated Solutions Teppied or transformed to any other format without	echnology, Inc.) a prior permission	and shall of <i>IST</i>	Page 0- 2	

本資料為 聯合聚晶 專有之財產, 非經許可, 不得複製, 翻印或轉變成其他形式使用.

Document Change History





Integrated Solutions

Technology, Inc.

IST0010 Specification

OLED Driver/Controller

IST-RD-0087 011

版次 Rev

生效日期 Effective Date:

文件編號 DOC#

	Page 37	It must be noted that Function Set instruction			
		be executed on display off status.			
008	Page 30	Removed the description "set DDRAM address 0" in instruction of "clear display" Removed the description "set DDRAM	E04110002	Shyang	04/06/2011
	Page 52	address 0" in instruction of "clear display"			
009	Page27,28	Added return home instruction in initialization	E05110006	Shyang	05/25/2011
010	Page 56	Added I/O pad configuration	E08110002	Shyang	08/04/2011
011	Page 48	Changed Input voltage VIH(min) 0.9VCC -> 0.8VCC, VIH(max) 0.1VCC -> 0.2VCC Deleted Input voltage VIL(min) GND & Output voltage VOL(min) GND	E11110001	Shyang	11/04/2011
接續頁	CONTINU	VATION □是 YES;	NO		

This document is the exclusive property of <i>IST</i> (Integrated Solutions Technology, Inc.) and shall	
not be reproduced or copied or transformed to any other format without prior permission of IST	Pa
本資料為 聯合聚晶 專有之財產, 非經許可, 不得複製, 翻印或轉變成其他形式使用.	



DESCRIPTION

IST0010 is an OLED Driver/Controller IC utilizing CMOS Technology specially designed to display alphanumeric and Japanese kana characters as well as symbols and graphics. It can interface with either 4-bit or 8-bit Microprocessor and display up to one 8-character line or two 8-character lines.

Display RAM, Character Generator, OLED Driver as well as a wide range of instruction functions such as Display Clear, Cursor Home, Display ON/OFF, Cursor ON/OFF, Display Character Blink, Cursor Shift, Display Shift are all incorporated into a single chip having the highest performance and reliability. Pin assignments and application circuit are optimized for easy PCB layout and cost saving advantages.

FEATURES

- CMOS technology
- Low power consumption
- Microprocessor Interface
 - -- High-speed 8-bit parallel bi-directional interface with 6800-series or 8080-series
 - -- Serial interface available
- 4-bit or 8-Bit MPU interface
- High speed MPU interface: 2MHz (VDD=5V)
- 128 x 8-bit display RAM (128 characters max.)
- Auto reset function
- 5 x 8 and 5 x 10 dot matrix
- Built-in oscillator with external resistors
- Programmable duty cycle:
 - 1/8 duty: (1 display line, 5 x 8 dots with cursor)
 - 1/11 duty: (1 display line, 5 x 10 dots with cursor)
 - 1/16 duty: (2 display lines, 5 x 8 dots with cursor)
- Build-in selectable four sets of character generator ROM (CGROM)
- English Japanese Character
 - Western European Character-I
 - English Russian Character
- Western European Character-II
- 64 x 8-bits character generator RAM (CGRAM)
- Either 8 character fonts (5 x 8 dot matrix)
 or 4 character fonts (5 x 10 dot matrix)
- 16 common x 100 segment OLED drivers
- Support graphic mode
- Cascade application
- Embedded DC-DC voltage converter
- Package : bare die



APPLICATIONS

- Data bank/Organizer
- Information appliance
- P.D.A.
- P.O.S.
- Car audio
- Electronic equipment with OLED display



Block Diagram



PIN/PAD DESCRIPTION

Pin Name	I/O	Description	Pad/Pin No.
SEG100 ~ SEG1	0	Segment Driver Output Pins	
COM1 ~ COM16	0	Common Driver Output Pins	
SEGG	Pwr	OLED Drive Power Supply (0V)	
COMG	Pwr	OLED Drive Power Supply (0V)	
VCC	Pwr	Power pin (2.7V~5.5V)	
VSS	Pwr	Ground Pin (0V)	
VDD	Pwr	Power Pin (connect to stabilization capacitor)	
VCCB	Pwr	DCDC buffer Power Supply (2.7 to 5.5V): This is the power supply pin for the GDR pin buffer. It must be connected when the converter is used.	
VSSB	Pwr	DCDC buffer Power Supply (0V): This is the GND pin for the GDR pin buffer. It must be connected when the converter is used.	
OSC1	I	Oscillator Input Pin	
OSC2	0	Oscillator Output Pin	
MS	1	Master/Slave select pin Default : Master mode (Internal pull-high) MS ="H" (Master), MS="L" (Slave) When user select slave mode, internal DCDC power is turn off.	
LAT	I/O	Latch Clock Pin When "master" mode, LAT is output When "slave" mode, LAT is input	
CL	I/O	Shift Clock Pin. When "master" mode, CL is output When "slave" mode, CL is input	
D	1/0	Character Pattern Data Pin When "master" mode, D is output When "slave" mode, D is input	
SHL	Ι	Data shift direction pin. User can this pin to decide display direction	
CSB	I	Chip select input pins Data / instruction I/O is enabled only when CSB is "L".	



DB0 ~ DB3	I/O	Low Order Bidirectional Data I/O Pins These pins are used for data transfer and reception between the MPU and IST0010. These pins are not used during a 4-bit operation.						t
DB4 ~ DB7	I/O	High (These the M	Order Bid pins are PU and IS	lirection e used f ST0010	al Data I/O F for data tran . DB7 can be	Pins sfer and rec sused as a E	ception betweer Busy Flag.	1
RESETB	Ι	Reset	t pin					
PS	Ι	Parall Defau PS	Parallel / serial data input select input. Default : Parallel (Internal pull-high) PS P C Chip Select Data In Data Out Serial Clock					
		н	Parallel	CSB	DB0 to DB7	DB0 to DB7		
		L	Serial	CSB	SDI(DB7)	SDO(DB6)	SCL(DB5)	
C68	Ι	Micro parall C68 = C68 =	Microprocessor Interface Select input pin in parallel mode. Default : 6800-series (Internal pull-high) C68 = "H" : 6800-series MPU interface					
RS	I	Regis When Regis When Regis	Register Select Input Pin When this pin is set to "0", it is used as an Instruction Register. When this pin is set to "1", it is used for as the Data Register					
R/WB	-	Read/ This p If this pin is	Read/Write Control Input Pin This pin is used to select either the Write or the Read Operation. If this pin is set to "0", then the Write Function is enabled. If this pin is set to "1", then the Read function is enabled.					
E	I	Data	Read/Wri	te Start	Control Pin			_
V16		This is be su intern	This is the most positive voltage supply pin of the chip. It can be supplied externally or generated. internally by using internal DC-DC voltage converter.					
VBREF	0	This p stabili and V	This pin is the internal voltage reference of booster circuit. A stabilization capacitor should be connected between this pin and VSSB.					
RESE	I	NMOS This p NMOS	S source bin conne S of the b	input pi cts to th ooster o	n le source cu circuit.	rrent pin of t	he external	



GDR	0	Gate drive pulse output pin This output pin drives the gate of external NMOS of the booster circuit.	
FB	I	Feedback voltage input pin: This pin is the feedback resistor input of the booster circuit. It is used to adjust the booster output voltage level.	
DVR	I	Pre charge time control	
BVR	I	Brightness control pin	

FUNCTION DESCRIPTION

REGISTERS

IST0010 provides two types of 8-bit registers, namely: Instruction Register (IR) and Data Register (DR). The register is selected using the RS Pin. When the RS pin is set to "0", the Instruction Register Type is selected. When RS pin is set to "1", the Data Register Type is selected. Please refer to the table below.

RS	R/WB	Operation					
0	0	Instruction register write as an internal operation.					
0	1	Read busy flag (DB7) and address counter (DB0 to DB6)					
1	0	Data register write as an internal operation (DR to DDRAM or CGRAM)					
1	1	Data register read as an internal operation (DDRAM or CGRAM to DR)					

INSTRUCTION REGISTER (IR)

The Instruction Register is used to store the instruction code (i.e. Display Clear, Cursor Home and others), Display Data RAM (DDRAM) Address, and the Character Generator RAM (CGRAM) Address. Instruction register can only be written from the MPU.

DATA REGISTER (DR)

The Data Register is used as a temporary storage for data that are going to be written into the DDRAM or CGRAM as well as those data that are going to be read from the DDRAM or CGRAM.

BUSY FLAG (BF)

The Busy Flag is used to determine whether IST0010 is idle or internally operating. When IST0010 is performing some internal operations, the Busy Flag is set to "1". Under this condition, the no other instruction will not be accepted. When RS Pin is set to "0" and R/WB Pin is set to "1", the Busy Flag will be outputted to the DB7 pin.

When IST0010 is idle or has completed its previous internal operation, the Busy Flag is set to "0". The next instruction can now be processed or executed.

ADDRESS COUNTER (AC)

The address counter is used to assign the Display Data RAM (DDRAM) Address and the Character Generator RAM (CGRAM) Address. When Address information is written into the Instruction Register (IR), this Address information is sent from the Instruction Register to the Address Counter. At the same time, the nature of the Address (either CGRAM or DDRAM) is determined by the instruction. After writing into or reading from the DDRAM or CGRAM, the Address Counter is automatically increased or decreased by 1 (for Write or Read Function). It must be noted that when the RS pin is set to "0" and R/WB is set to "1", the contents of the Address Counter are outputted to the pins -- DB0 to DB6.

DISPLAY DATA RAM (DDRAM)

The Display Data RAM (DDRAM) is used to store the Display Data which is represented as 8-bit character code. The Display Data RAM supports an extended capacity of 128 x 8-bits or 128 characters.

The Display Data RAM Address (ADD) is set in the Address Counter as a hexadecimal.

	High Order Bits			Low Order Bits				
Address Counter (hex)	AC6	AC5	AC4	AC3	AC2	AC1	AC0	

An example of a DDRAM Address=39 is given below.

DDRAM Address: 39									
AC6	AC5	AC4	AC3	AC2	AC1	AC0			
0	1	1	1	0	0	1			

1-LINE DISPLAY (N=0)

When the number of characters displayed is less than 128, the first character is displayed at the head position. The relationship between the DDRAM Address and position on the OLED Panel is shown below.

Display Position (digit)	1	2	3	4	 126	127	128
DDRAM address (hexadecimal)	00	01	02	03	 7D	7E	7F

For example, when only 8 characters are displayed in one Display Line, the relationship between the DDRAM Address and position on the OLED Panel is shown below.

Display Position	1	2	3	4	5	6	7	8
DDRAM address	00	01	02	03	04	05	06	07
Shift left	01	02	03	04	05	06	07	08
Shift right	7F	00	01	02	03	04	05	06



2-LINE DISPLAY (N=1)

Case 1: The Number of Characters displayed is less than 64 x 2 lines

When the number of characters displayed is less than 64 x 2 lines, then the first character of the first and second lines are displayed starting from the head. It is important to note that every line reserve 64 x8bits DDRAM space. 1st line is 00 to 3F, second line is 40 to 7F. Please refer the figure below.

Display Position	1	2	3	4	 61	62	63	64
DDRAM Address	00	01	02	03	 3C	3D	3E	3F
(hexadecimal)	40	41	42	43	 7C	7D	7E	7F

To illustrate, for 2-line x 20 characters display, the relationship between the DDRAM address and position of the OLED panel is shown below.

Display Position	1	2	3	4	 18	19	20
DDRAM address	00	01	02	03	 11	12	13
(hexadecimal)	40	41	42	43	 51	52	53
Shift loft	01	02	03	04	 12	13	14
Shint len	41	42	43	44	 52	53	54
Shift right	3F	00 👞	01	02	 10	11	12
Shint fight	7F	40	41	42	 50	51	52

Case 2: 40-Character x 2 Lines Display

IST0010(Master) can be extended to display 40 characters x 2 lines by cascade the other IST0010(Slave). When there is a Display Shift operation, the DDRAM Address is also shifted. Please refer to the example below.

Display Position	1	2	3	4	5	6	7	8	9	10	11	••••	37	38	39	40
	00	01	02	03	04	05	06	07	08	09	0A	••••	24	25	26	27
DDRAM address	40	41	42	43	44	45	46	47	48	49	4A	••••	64	65	66	67
		IS	T001	0 dis	olay (Mast	er)			Case	cade	2 nd 1	ST00	10(S	lave)	
Shift loft	01	02	03	04	05	06	07	08	09	0A	0B	••••	25	26	27	28
Shint left	41	42	43	44	45	46	47	48	49	4A	4B	••••	65	66	67	68
Shift right	3F	00	01	02	03	04	05	06	07	08	09	••••	23	24	25	26
Shint light	7F	40	41	42	43	44	45	46	47	48	49	••••	63	64	65	66

Document No.:IST-RD-0087 Version: 011



SLAVE MODE DATA INPUT

When IST0010 is under slave mode, display data is send from the other IST0010(master). The input data "D" is shifted at the falling edge of CL

M/S	Mode	D	CL	LAT
Н	Master	Output	Output	Output
L	Slave	Input	Input	Input





BIDIRECTIONAL SHIFT REGISTER BLOCK

This block shifts the serial data at the falling edge of CL. When SHL is set "H", the data input from D is shifted from bit100 to bit1 (When IST0010 is "master" mode, D is output; When IST0010 is "slave" mode, D is input). When SHL is set "L", the data input is shifted from bit1 to bit100.

Condition 1 : SHL="H"



CHARACTER GENERATOR ROM (CGROM)

The Character Generator ROM (CGROM) is used to generate either 5 x 8 dots or 5 x 10 dots character patterns from 8-bit character codes.IST0010 build in four set of font tables as "Western European-I", "English Japanese", "English Russian" and "Western European-II". User can use software to select suitable font table (Default "English Japanese").



DC-DC VOLTAGE CONVERTER

It is a switching voltage generator circuit, designed for handheld applications. In IST0010, internal DC- DC voltage converter accompanying with an external application circuit (shown in below) can generate a high voltage supply V16 from a low voltage supply input VCCB. V16 is the voltage supply to the OLED driver block.



Passive component selection:

Components	Typical Value	Remark
L1	Inductor	120uH
D1	Schottky diode	4148
N1	MOSFET	
R1, R2, R3	Resistor	R1=510Kohm, R2=100Kohm, R3=10hm
C1	Capacitor, 10nF	
C2	Capacitor, 1µF	
C3	Capacitor, 22uF/25V	

CHARACTER GENERATOR ROM (CGROM) IST0010 provides three set of character font. Character font can be selected by programming FT. ENGLISH_JAPANESE CHARACTER FONT TABLE(default FT[1:0]= 00)

Upper 4bit Lower 4bit	ա	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)															
LLLH	CG RAM (2)															
LLHL	CG RAM (3)															
LLHH	CG RAM (4)															
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)															
LHHH	CG RAM (8)															
HLLL	CG RAM (1)															
HLLH	CG RAM (2)															
HLHL	CG RAM (3)															
HLHH	CG RAM (4)															
HHLL	CG RAM (5)															
HHLH	CG RAM (6)															
HHHL	CG RAM (7)															
нннн	CG RAM (8)															



Upper 4bit Lower 4bit	ա	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)															
LLLH	CG RAM (2)															
LLHL	CG RAM (3)															
LLHH	CG RAM (4)															
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)															
LHHH	CG RAM (8)															
HLLL	CG RAM (1)															
HLLH	CG RAM (2)															
HLHL	CG RAM (3)															
HLHH	CG RAM (4)															
HHLL	CG RAM (5)															
HHLH	CG RAM (6)															
HHHL	CG RAM (7)															
нннн	CG RAM (8)															

WESTERN EUROPEAN CHARACTER FONT TABLE I (FT[1:0]=01)



4bit	ա	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)															
LLLH	CG RAM (2)															
LLHL	CG RAM (3)															
LLHH	CG RAM (4)															
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)															
LHHH	CG RAM (8)															
HLLL	CG RAM (1)															
HLLH	CG RAM (2)															
HLHL	CG RAM (3)															
HLHH	CG RAM (4)															
HHLL	CG RAM (5)															
HHLH	CG RAM (6)															
HHHL	CG RAM (7)															
нннн	CG RAM (8)															

ENGLISH_RUSSIAN CHARACTER FONT TABLE(FT[1:0]=10)

Upper 4bit Lower 4bit	ա	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	HHHL	нннн
ш	CG RAM (1)															
LLLH	CG RAM (2)															
LLHL	CG RAM (3)															
LLHH	CG RAM (4)															
LHLL	CG RAM (5)															
LHLH	CG RAM (6)															
LHHL	CG RAM (7)															
LHHH	CG RAM (8)															
HLLL	CG RAM (1)															
HLLH	CG RAM (2)															
HLHL	CG RAM (3)															
HLHH	CG RAM (4)															
HHLL	CG RAM (5)															
HHLH	CG RAM (6)															
HHHL	CG RAM (7)															
ннин	CG RAM (8)															

WESTERN EUROPEAN CHARACTER FONT TABLE II (FT[1:0]=11)



CHARACTER GENERATOR RAM (CGRAM)

The Character Generator RAM (CGRAM) is used to generate either 5 x 8 dot or 5 x 10 dot character patterns. It can generate eight 5 x 8 dot character patterns or four 5 x 10 dot character patterns. The character patterns generated by the CGRAM can be rewritten. User-defined character patterns for the CGRAM are supported.

Document No.: IST-RD-0087 Version: 011

Character Codes												Ch	ara	cte	r Pa	tte	rns						
	(DD	RAI	MD	ata	i)			C	GR/	۹M	Ade	dre	ss		(CG	RA	MD	ata	i)		
7	6	5	4	3	2	1	0		5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Hi	gh					Lo	SM		Hi	gh			Lo	W	Hi	gh		8			Lc	W	
												0	0	0	*	*	*	1	1	1	1	0	Character pattern 1
												0	0	1	*	*	*	1	0	0	0	1	
												0	1	0	*	*	*	1	0	0	0	1	
0	0	0	0	*	0	0	0		0	0	0	0	1	1	*	*	*	1	1	1	1	0	
												1	0	0	*	*	*	1	0	1	0	0	
												1	0	1	*	*	*	1	0	0	1	0	
												1	1	0	*	*	*	1	0	0	0	1	
												1	1	1	*	*	*	0	0	0	0	0	Cursor Position
												0	0	0	*	*	*	1	0	0	0	1	Character pattern 2
												0	0	1	*	*	*	0	1	0	1	0	
												0	1	0	*	*	*	1	1	1	1	1	
0	0	0	0	*	0	0	1		0	0	1	0	1	1	*	*	*	0	0	1	0	0	
												1	0	0	*	*	*	1	1	1	1	1	
												1	0	1	*	*	*	0	0	1	0	0	
												1	1	0	*	*	*	0	0	1	0	0	
												1	1	1	*	*	*	0	0	0	0	0	Cursor position
0	0	0	0	*	•		-			-	•		•	-				•	•	-	•	-	Character pattern
					•	•	-		-	-	•	-	•	-	*	*	*	•	•	•	•	-	3~1
					•	•	-		-)-	•	-	•	-				•	•	•	-	-	
					•	•	-		•	-	-	•	•	•				•	•	•	•	-	
												0	0	0	*	*	*	0	0	0	0	0	Character pattern 8
												0	0	1	*	*	*	0	1	0	1	0	
												0	1	0	*	*	*	0	0	0	0	0	
0	0	0	0	*	1	1	1		1	1	1	0	1	1	*	*	*	0	0	0	0	0	
												1	0	0	*	*	*	1	0	0	0	1	
												1	0	1	*	*	*	0	1	1	1	0	
												1	1	0	*	*	*	0	0	1	0	0	
	1				1							1	1	1	*	*	*	0	0	0	0	0	Cursor position

Document No.:IST-RD-0087 Version: 011



Notes:

- 1. * = Not Relevant
- 2. The character pattern row positions correspond to the CGRAM data bits -- 0 to 4, where bit 4 is in the left position.
- 3. Character Code Bits 0 to 2 correspond to the CGRAM Address Bits 3 to 5 (3 bits: 8 types)
- 4. If the CGRAM Data is set to "1", then the selection is displayed. If the CGRAM is set to "0", there no selection is made.
- 5. The CGRAM Address Bits 0 to 2 are used to define the character pattern line position. The 8th line is the cursor position and its display is formed by the logical OR with the cursor. The 8th line CGRAM data bits 0 to 4 must be set to "0". If any of the 8th line CGRAM data bits 0 to 4 is set to "1", the corresponding display location will light up regardless of the cursor position.
- 6. When the Character Code Bits 4 to 7 are set to "0", then the CGRAM Character Pattern is selected. It must be noted that Character Code Bit 3 is not relevant and will not have any effect on the character display. Because of this, the first Character Pattern shown above (R) can be displayed when the Character Code is 00H or 08H.

RELATIONSHIP BETWEEN CGRAM ADDRESS, DDRAM CHARACTER CODE AND CGRAM CHARACTER PATTERNS (FOR 5 X10 DOT CHARACTER PATTERN)

	Cł	nara	acte	er C	od	es		CGRAM Address					Cha	ara	ctei	r Pa	atte	rns	;			
	(DDI	RAI	MC)ata	a)		CC	GR/	١M	Ad	dre	ess		(CG	RA	MC)ata	a)		
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Hi	gh					Lo)W	Hi	gh			Lo	WC	Hi	gh					Lo	W	
										0	0	0	0	*	*	*	0	0	1	0	0	
										0	0	0	1	*	*	*	0	1	1	1	0	
										0	0	1	0	*	*	*	1	0	1	0	1	
										0	0	1	1	*	*	*	1	0	1	0	0	
										0	1	0	0	*	*	*	0	1	1	0	0	Character pattern 1
										0	1	0	1	*	*	*	0	0	1	1	0	
										0	1	1	0	*	*	*	0	0	1	0	1	
										0	1	1	1	*	*	*	1	0	1	0	1	
0	0	0	0	*	0	0	*	0	0	1	0	0	0	*	*	*	0	1	1	1	0	
										1	0	0	1	*	*	*	0	0	1	0	0	
										1	0	1	0	*	*	*	*	*	*	*	*	Cursor Position
										1	0	1	1	*	*	*	*	*	*	*	*	
										1	1	0	0	*	*	*	*	*	*	*	*	
										1	1	0	1	*	*	*	*	*	*	*	*	
										1	1	1	0	*	*	*	*	*	*	*	*	
										1	1	1	1	*	*	*	*	*	*	*	*	
																						Character pattern
					•	•		•	•	•							•	•	•	•	•	2~3
0	0	0	0	*	•	•	*	•	•	-	-	•	-	*	*	*	•	•	•	-	•	
					•	•		•	•		-	-	•				•	•	•	•	•	
					-	•		•	•	-		•	•				•	•	•	-	•	
										0	0	0	0	*	*	*	1	0	1	0	1	
										0	0	0	1	*	*	*	1	1	1	1	1	
										0	0	1	0	*	*	*	1	1	1	1	1	
										0	0	1	1	Ŷ	*	^ +	1	1	1	1	1	
										0	1	0	0	*	*	*	0	1	1	1	0	Character pattern 4
										0	1	1		*	*	*	0	0	1	0	0	•
										0	1	1	1	*	*	*	1	0	1	0	1	
_		_								1	0	0	0	*	*	*		1	1	1	0	
0	0	0	0	*	1	1	*	1	1	1	0	0	1	*	*	*	0	0	1	0	0	
										1	0	1	0	*	*	*	*	*	*	*	*	Cursor Position
										1	0	1	1	*	*	*	*	*	*	*	*	
										1	1	0	0	*	*	*	*	*	*	*	*	
										1	1	0	1	*	*	*	*	*	*	*	*	
										1	1	1	0	*	*	*	*	*	*	*	*	
										1	1	1	1	*	*	*	*	*	*	*	*	



Notes:

- 1. * = Not Relevant
- 2. The character pattern row positions correspond to the CGRAM data bits -- 0 to 4, where bit 4 is in the left position.
- 3. Character Code Bits 1 and 2 correspond to the CGRAM Address Bits -- 4 and 5 respectively (2 bits : 4 types)
- 4. If the CGRAM Data is set to "1", then the selection is displayed. If the CGRAM is set to "0", there no selection is made.
- 5. The CGRAM Address Bits 0 to 3 are used to define the character pattern line position. The 11th line is the cursor position and its display is formed by the logical OR with the cursor. The 11th line CGRAM data bits 0 to 4 must be set to "0". If any of the 11th line CGRAM data bits 0 to 4 is set to "1", the corresponding display location will light up regardless of the cursor position.
- 6. When the Character Code Bits 4 to 7 are set to "0", then the CGRAM Character Pattern is selected. It must be noted that Character Code Bit -- 0 and 3 are not relevant and will not have any effect on the character display. Because of this, the Character Pattern shown above (\$) can be displayed when the Character Code is 00H, 01H, 08H or 09H.



TIMING GENERATION CIRCUIT

The timing signals for the internal circuit operations (i.e. DDRAM, CGRAM, and CGROM) are generated by the Timing Generation Circuit. The timing signals for the MPU internal operation and the RAM Read for Display are generated separately in order to prevent one from interfering with the other. This means that, for example, when the data is being written into the DDRAM, there will be no unwanted interference such as flickering in areas other than the display area.

OLED DRIVER CIRCUIT

IST0010 provides 16 Common Drivers and 100 Segment Driver Outputs. When a character font and the number of lines to be displayed have been selected, the corresponding Common Drivers output the waveform automatically. A non-selection waveform will be outputted by the rest of the Common outputs.

CURSOR/BLINK CONTROL CIRCUIT

The cursor or character blinking is generated by the Cursor / Blink Control Circuit. The cursor or the blinking will appear with the digit located at the Display Data RAM (DDRAM) Address Set in the Address Counter (AC).

	AC6	AC5	AC4	AC3	AC2	AC1	AC0
Address counter	0	0	0	0	1	1	1

CASE 1: FOR 1-LINE DISPLAY

Example: When the Address Counter (AC) is set to 0EH, the cursor position is displayed at DDRAM Address 0EH.

Display position	1	2	3	4	5	 14	15	 19	20
DDRAM address (hexadecimal)	00	01	02	03	04	 0D	0E	 12	13
							1		

Cursor Position

Note: The cursor or blinking appears when the Address Counter (AC) selects the Character Generator RAM (CGRAM). When the AC selects CGRAM Address, then the cursor or the blinking is displayed in a irrelevant and meaningless position.



CASE 2: FOR 2-LINE DISPLAY

Example: When the Address Counter (AC) is set to 46H, the cursor position is displayed at DDRAM Address 46H.

Display position	1	2	3	4	5	6	7	8	 19	20
DDRAM address	00	01	02	03	04	05	06	07	 09	13
(hexadecimal)	40	41	42	43	44	45	46	47	 49	53

Cursor Position

Note:

The cursor or blinking appears when the Address Counter (AC) selects the Character Generator RAM (CGRAM). When the AC selects CGRAM Address, then the cursor or the blinking is displayed in an irrelevant and meaningless position.



INTERNAL RESET CIRCUIT INITIALIZATION

When power is turned ON, IST0010 is initialized automatically by an internal reset circuit . The following items are set (default) during the initialization.

- 1. Display clear
- Function set: DL="1": 8-bit interface data N="0": 1-line display F="0": 5 x 8 dot character font
- 3. Power turn off PWR="0"
- 4. Display on/off control: D="0": Display off C="0": Cursor off
- B="0": Blinking off 5. Entry mode set I/D="0": Decrement by 1 S="0": No shift
- Cursor/Display shift/Mode / Pwr S/C="0", R/L="1": Shifts cursor position to the right G/C="0": Character mode Pwr="1": Internal DCDC power on

The Busy Flag (BF) is in a busy state until the initialization is completed (BF="1"). The busy state will be in effect 10 ms after VDD stabilization.

CHARACTER MODE ADDRESSING

IST0010 provides two kind of character mode. User can fill in 128 characters data (N=0, one line) or 64 characters data per line (N=1, two line) in embedded RAM to display graphic. Character mode address can be controlled by DDRAM address instruction.

Address Format	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
CA (Character Address)	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

(1)1-Line condition (N=0)

(1)1-Line	e conditi	on (N=0))						
1	2	3	4	 	125	126	127	128	
CA=1000000	CA=10000001	CA=10000010	CA=10000011	 	CA=1111100	CA=1111101	CA=1111110	CA=1111111	

(2)2-Line condition (N=1)

1	2	3	4	 	61	62	63	64
CA=10000000	CA=1000001	CA=10000010	CA=10000011		CA=10111100	CA=10111101	CA=1011110	CA=1011111
CA=11000000	CA=11000001	CA=11000010	CA=11000011	 	CA=1111100	CA=1111101	CA=1111110	CA=1111111

GRAPHIC MODE ADDRESSING

IST0010 provides not only character mode but also graphic mode. User can fill in 100x16 data in embedded RAM to display graphic. Graphic mode addressing is different from character mode. Use DDRAM address instruction to set X-axis address of Graphic mode and CGRAM address instruction to set Y-axis of Graphic mode.

Address Format	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
GXA (Graphic X-axis Address)	1	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
GYA (Graphic Y-axis Address)	0	1	0	0	0	0	0	CGA0

	1	2	3	4		 97	98	99	100
CGA0=0	GXA=10000000 GYA=01000000	GXA=10000001 GYA=01000000	GXA=10000010 GYA=01000000	GXA=10000011 GYA=01000000	D0 D1 D2 D3 D4 D5 D6 D7	 GXA=11100000 GYA=01000000	GXA=11100001 GYA=01000000	GXA=11100010 GYA=01000000	GXA=11100011 GYA=01000000
CGA0=1	GXA=10000000 GYA=01000001	GXA=10000001 GYA=01000001	GXA=10000010 GYA=01000001	GXA=10000011 GYA=01000001	D0 D1 D2 D3 D4 D5 D6 D7	GXA=11100000 GYA=01000001	GXA=11100001 GYA=01000001	GXA=11100010 GYA=01000001	GXA=11100011 GYA=01000001

INITIALIZATION BY INSTRUCTION

(1)8-bit mode



(2)4-bit mode





INSTRUCTIONS

IST0010's Instruction Register (IR) and Data Register (DR) are the only registers that can be controlled by the MPU. Prior to the commencement of it internal operation, IST0010 temporarily stores the control information to its Instruction Register (IR) and Data Register (DR) in order to easily facilitate interface with various types of MPU. The internal operations of the IST0010 are determined by the signals (RS, R/WB, DB0 to DB7) that are sent from the MPU. These signals are categorized into 4 instructions types, namely:

- 1. Function Setting Instructions (i.e. Display, Format, Data Length etc.)
- 2. Internal RAM Address Setting Instructions
- 3. Data Transfer with Internal RAM Instructions
- 4. Miscellaneous Function Instructions

The generally used instructions are those that execute data transfers with the internal RAM. However, when the internal RAM addresses are auto incremented/decremented by 1 after each Data Write, the program load of the MPU is lightened. The Display Shift Instruction can be executed at the same time as the Display Data Write, thereby minimizing system development time with maximum programming efficiency.

When an instruction is being executed for an internal operation, only the Busy Flag/Address Read Instruction can be performed. The other instructions are not valid. It should be noted that during the execution of an instruction, the Busy Flag is set to "1". The Busy Flag is set to "0" when the instructions are can be accepted and executed. Therefore, the Busy Flag should be checked to make certain that BF = "0" before sending another instruction from the MPU. If not, the time between the first instruction and the next instruction is longer than the time it takes to execute the instruction itself.



Instruction					C	Code					Description	Max. Execution Time when
	RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		tsp or tosc = 250KHz
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears entire display.	6.2ms
Return Home	0	0	0	0	0	0	0	0	1	0	Sets DDRAM Address 0 into the Address Counter. Returns shifted display to original position. DDRAM contents remain unchanged. (DB0 is test pin. User should set DB0=0 all the time)	0
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. (These operations are performed during data write and read.)	0
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets entire Display (D) ON/OFF. Sets Cursor (C) ON/OFF. Sets Blinking (B) of Cursor Position Character.	0
Cursor/ Display Shift/ Mode/ Pwr	0	0	0	0	0	1	S/C G/C	R/L PWR	0	0	Moves cursor & shifts display without changing DDRAM contents. Sets Graphic/Character Mode Sets internal power on/off	0
Function Set	0	0	0	0	1	DL	N	F	FT1	FT0	Sets interface data length (DL). Sets number of display lines (N). Sets Character Font (F). Sets Font Table (FT) *Forbids to set FT=01 or 11 when IST0010 be operated in 4- bit interface.	0
Set CGRAM Address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM Address. CGRAM data is sent and received after this setting.	0
Set DDRAM Address	0	0	1	ADD	ADD	ADD	ADD	ADD	ADD	ADD	Sets DDRAM Address. The DDRAM data Is sent and received after this setting.	0
Read Busy Flag & Address	0	1	BF	AC	AC	AC	AC	AC	AC	AC	Reads Busy Flag (BF) indicating that internal operation is being performed. Reads Address Counter contents.	0
Write data into the CGRAM or DDRAM	1	0				Wri	te Data				Writes data into the CGRAM or DDRAM	0
Read Data from the CGRAM or DDRAM	1	1				Rea	ad Data				Read data from the CGRAM or DDRAM	0



Notes:

- 1. After the CGRAM/DDRAM Read or Write Instruction has been executed, the RAM Address Counter is incremented or decremented by 1. After the Busy Flag is turned OFF, the RAM Address is updated.
- 2. I/D=Increment/Decrement Bit
 - I/D="1": Increment
 - I/D="0": Decrement
- 3. S=Shift Entire Display Control Bit. When S="0", shift function disable.
- 4. BF=Busy Flag
 - BF="1": Internal Operating in Progress
 - BF="0": No Internal Operation is being executed, next instruction can be accepted.
- 5. R/L=Shift Right/Left
 - R/L="1": Shift to the Right
 - R/L="0": Shift to the Left
- 6. S/C=Display Shift/Cursor Move
 - S/C="1": Display Shift
 - S/C="0": Cursor Move
- 7. G/C=Graphic/Character mode selection. G/C="0", Character mode is selected. G/C="1", Graphic mode is selected.
- 8. PWR=Internal DCDC on/of control. PWR="1", DCDC on. PWR="0", DCDC off.
- 9. DDRAM=Display Data RAM
- 10. CGRAM=Character Generator RAM
- 11. ACG=CGRAM Address
- 12. ADD=Address Counter Address (corresponds to cursor address)
- 13. AC=Address Counter (used for DDRAM and CGRAM Addresses)
- 14. F=Character Pattern Mode
 - F="1": 5 x 10 dots
 - F="0": 5 x 8 dots
- 15. N=Number of Lines Displayed
 - N="1": 2 -Line Display
 - N="0": 1-Line Display

INSTRUCTION DESCRIPTION CLEAR DISPLAY INSTRUCTION

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

This instruction is used to clear the Display Write Space 20H in all DDRAM Addresses. That is, the character pattern for the Character Code 20H must be a BLANK pattern.

RETURN HOME INSTRUCTION

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Note: * = Not Relevant

This instruction is used to set the DDRAM Address 0 into the Address Counter and revert the display to its original status (if the display has been shifted). The DDRAM contents do not change.

The cursor or blinking will go to the left edge of the display. If there are 2 lines displayed, the cursor or blinking will go to the first line's left edge of the display.



ENTRY MODE SET INSTRUCTION

The Entry Mode Set Instruction has two controlling bits: I/D and S. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

I/D IS THE INCREMENT/DECREMENT BIT.

When I/D is set to "1", the DDRAM Address is incremented by "1" when a character code is written into or read from the DDRAM. An increment of 1 will move the cursor or blinking one step to the right.

When I/D is set to "0", the DDRAM is decremented by 1 when a character code is written into or read from the DDRAM. A decrement of 1 will move the cursor or blinking one step to the left.

S: SHIFT ENTIRE DISPLAY CONTROL BIT

This bit is used to shift the entire display. When S is set to "1", the entire display is shifted to the right (when I/D ="0") or left (when I/D ="1"). When S is set to "0", the display is not shifted.

Ex1 : I/D=1, S=1

Initial display	_	4	3	2	1		
Input new character "A"	_	A	4	3	2	1	
Input new character "B"	_	В	A	4	3	2	1
Input new character "C"	_	С	В	A	4	3	2
Input new character "D"	_	D	С	В	A	4	3

Ex2 : I/D=0, S=1

	1	2	3	4	-		
		1	2	3	<u>4</u>	A	
			1	2	<u>3</u>	В	Α
]				1	<u>2</u>	С	В
1					<u>1</u>	D	С

Initial display

Input new character "A"

Input new character "B"

Input new character "C"

Input new character "D"



DISPLAY ON/OFF CONTROL INSTRUCTION

The Display On / OFF Instruction is used to turn the display ON or OFF. The controlling bits are D, C and B.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

D: DISPLAY ON/OFF BIT

When D is set to "1", the display is turned ON. When D is set to "0", the display is turned OFF and the display data is stored in the DDRAM. The display data can be instantly displayed by setting D to "1".

C: CURSOR DISPLAY CONTROL BIT

When C is set to "1", the cursor is displayed. In a 5×8 dot character font, the cursor is displayed via the 5 dots in the 8th line. In a 5×10 dot character font, it is displayed via 5 dots in the 11th line.

When C is set to "0", the cursor display is disabled.

During a Display Data Write, the function of the I/D and others will not be altered even if the cursor is not present. Please refer to the figure below.





B: BLINKING CONTROL BIT

When B is set to '1", the character specified by the cursor blinks. The blinking feature is displayed by switching between the blank dots and the displayed character at a speed of 409.6ms intervals when the fcp or fosc is 250kHz. Please refer to the figure below.



Note: Figures 1 and 2 are alternately displayed

The cursor and the blinking can be set to display at the same time. The blinking frequency depends on the fosc or the reciprocal of fcp.

To illustrate, when fosc=250K Hz, then, the blinking frequency=409.6 x 250/270=379.2ms

CURSOR/DISPLAY SHIFT INSTRUCTION

This instruction is used to shift the cursor or display position to the left or right without writing or reading the Display Data. This function is used to correct or search the display. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	0	0
0	0	0	0	0	1	G/C	PWR	1	1

S/C	R/L	Shift Function
0	0	Shifts the cursor position to the left. (AC is decremented by 1).
0	1	Shifts cursor position to the right. (AC incremented by 1).
1	0	Shifts entire display to the left. The cursor follows the display shift.
1	1	Shifts the entire display to the right. The cursor follows the display shift.

In a 2-line Display, the cursor moves to the second line when it passes the 40th digit of the first line. The first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The second line display does not shift into the first line position.

The Address Counter (AC) contents will not change if the only action performed is a Display Shift.

G/C: GRAPHIC MODE / CHARACTER MODE SELECTION

This bit is used to select the display mode for further process. When G/C = 1, the *GRAPHIC MODE* will be selected. When G/C = 0, the *CHARACTER MODE* will be selected.

PWR: ENABLE/DISABLE INTERNAL POWER

This bit is used to turn ON or turn OFF the internal power. When PWR = 1, the internal power is turned ON. When PWR = 0, the internal power is turned OFF.

FUNCTION SET INSTRUCTION

The Function Set Instruction has three controlling 3 bits, namely: DL, N and F. Please refer to the table below.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	Ν	F	FT1	FT0



DL: INTERFACE DATA LENGTH CONTROL BIT

This is used to set the interface data length. When DL is set to "1", the data is sent or received in 8-bit length via the DB0 to DB7 (for an 8-Bit Data Transfer). When DL is set to "0", the data is sent or received in 4-bit length via DB4 to DB7 (for a 4-Bit Data Transfer). When the 4-bit data length is selected, the data must be sent or received twice.

The default data length is 8-bit, if chip want to operation in 4-Bit interface, the first instruction after power on, set to DL is "0" use function set command and data length is changed from 8-Bit to 4-Bit, secondly, it requires two times (4-Bit twice) to accomplish complete function set command to set DL(4-bit data length), N(display line), F(character font) and FT(font table). 4-Bit operation setting flow please refer to page 28.

N: NUMBER OF DISPLAY LINE

This is used to set the number of display lines. When N="1", the 2-line display is selected. When N is set to "0", the 1-line display is selected.

F: CHARACTER FONT SET

This is used to set the character font set. When F is set to "0", the 5 x 8 dot character font is selected. When F is set to "1", the 5 x 10 dot character font is selected.

It must be noted that the character font setting must be performed at the head of the program before executing any instructions other than the Busy Flag and Address Instruction. Otherwise, the Function Set Instruction cannot be executed unless the interface data length is changed.

FT1, FT0: FONT TABLE SELECTION

These two bits are used to select one font table out of the three for further process.

When (FT1, FT0) = (0, 0), the ENGLISH_JAPANESE CHARACTER FONT TABLE will be selected.

(FT1, FT0) = (0, 1), the WESTERN EUROPEAN CHARACTER FONT TABLE-I will be selected.

(FT1, FT0) = (1, 0), the ENGLISH_RUSSIAN CHARACTER FONT TABLE will be selected.

(FT1, FT0) = (1, 1), the WESTERN EUROPEAN CHARACTER FONT TABLE-II will be selected.

Note: The default setting for FT1 and FT0 is 0 and 0 respectively which means the default Font Table is ENGLISH_JAPANESE CHARACTER FONT TABLE.

It must be noted that Function Set instruction be executed on display off status.

SET CGRAM ADDRESS INSTRUCTION

This instruction is used to set the CGRAM Address binary AAAAAA into the Address Counter. Data is then written to or read from the MPU for CGRAM.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	ACG	ACG	ACG	ACG	ACG	ACG

Note: ACG is the CGRAM Address

SET DDRAM ADDRESS INSTRUCTION

This instruction is used to set the DDRAM Address binary AAAAAAA into the Address Counter. The data is written to or read from the MPU for the DDRAM. If 1-line display is selected (N="0"), then AAAAAAA can be 00H to 4FH. When the 2-line display is selected, then AAAAAAA can be 00H to 27H for the first line and 40H to 67H for the second line.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	ADD						

Note: ADD = DDRAM Address

READ BUSY FLAG AND ADDRESS INSTRUCTION

This instruction is used to read the Busy Flag (BF) to indicate if IST0010 is internally operating on a previously received instruction. If BF is set to "1", then the internal operation is in progress and the next instruction will not be accepted. If the BF is set to "0", then the previously received instruction has been executed and the next instruction can be accepted and processed. It is important to check the BF status before proceeding to the next write operation. The value of the Address Counter in binary AAAAAAA is simultaneously read out. This Address Counter is used by both the CGRAM and the DDRAM and its value is determined by the previous instruction. The contents of the address are the same as for the instructions -- Set CGRAM Address and Set DDRAM Address.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC						

Notes:

- 1. BF=Busy Flag
- 2. AC=Address Counter

WRITE DATA TO CGRAM / DDRAM INSTRUCTION

This instruction writes 8-bit binary data -- DDDDDDDD to the CGRAM or the DDRAM. The previous CGRAM or DDRAM Address setting determines whether a data is to be written into the CGRAM or the DDRAM. After the write process is completed, the address is automatically incremented or decremented by 1 in accordance with the Entry Mode instruction. It must be noted that the Entry Mode instruction also determines the Display Shift.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D	D	D	D	D	D	D	D

READ DATA FROM THE CGRAM OR DDRAM INSTRUCTION

This instruction reads the 8-bit binary data -- DDDDDDDD from the CGRAM or the DDRAM. The Set CGRAM Address or Set DDRAM Address Set Instruction must be executed before this instruction can be performed, otherwise, the first Read Data will not be valid.

RS	R/WB	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D	D	D	D	D	D	D	D

When the Read Instruction is executed in series, the next address data is normally read from the Second Read. There is no need for the Address Set Instruction to be performed before this Read instruction when using the Cursor Shift Instruction to shift the cursor (Reading the DDRAM). The Cursor Shift Instruction has the same operation as that of the Set the DDRAM Address Instruction.

After a Read instruction has been executed, the Entry Mode is automatically incremented or decremented by 1. It must be noted that regardless of the Entry Mode, the Display Shift is not executed.

After the Write instruction to either the CGRAM or DDRAM has been performed, the Address Counter is automatically increased or decreased by 1. The RAM data selected by the Address Counter cannot be read out at this time even if the Read Instructions are executed. Therefore, in order to correctly read the data, the following procedure has suggested:

- 1. Execute the Address Set or Cursor Shift (only with DDRAM) Instruction
- 2. Just before reading the desired data, execute the Read Instruction from the second time the Read Instruction has been sent.



MPU INTERFACE

IST0010 provides High-speed 8-bit parallel bi-directional interface with 6800-series or 8080-series and serial interface. User can choice by signal "PS" and "C68".

68 – series interface

(a) 8-BIT mode(Not available for serial mode)

When IST0010 interfaces with an 8-bit MPU, DB0 to DB7 are used. The 8-bit data transfer starts from the four high order bits --DB4 to DB7 followed by the four low order bits -- DB0 to DB3. An example of a Busy Flag Check Timing in an 8-Bit MPU Interface is given in the diagram below.





(b) 4-BIT mode (Not available for serial mode)

IST0010 can be configured to interface with a 4-bit MPU and is selected via a program. If the I/O port of the 4-Bit MPU from which IST0010 is connected to, is capable of transferring 8 bits, then an 8-bit data transfer operation is executed. Otherwise, two 4-bit data transfer operations are needed to satisfy one complete data transfer.

Under the 4-bit data transfer, DB4 to DB7 are used as bus lines. DB0 to DB3 are disabled. The data transfer between IST0010 and MPU is completed after two 4-bit data have been transferred. The Busy Flag must be checked (one instruction) after completion of the data transfer (that is, 4-bit data has been transferred twice.). The Busy Flag must be checked after two 4-bits data transfer has been completed. Please refer to the diagram below for a 4-bit data transfer timing sequence.



- 3. AC3=Address Counter 3
- 3. AC3=Address Counter 3

From the above timing diagram, it is important to note that the Busy Flag Check and the data transfer are both executed twice.

80 - series interface

(a) 8-BIT mode



Serial interface

3-line serial write cycle

(a) Command write / RAM data single write



3-line serial read cycle

(a) Command Read





(a) OLED INTERFACE

IST0010 supports two display types, namely: 5×8 dots and 5×10 dots character fonts. Each of these types includes a cursor display. Up to 2 lines may be displayed in a 5×8 dot character font type and 1 line for a 5×10 dots character font type. The number of lines that can be displayed as well as the type of font can be selected by using the software program. Please refer to the table below

Number of Display Line	Character Font Type	Number of Common Signals	Duty Factor
1	5 x 8 dots + cursor	8	1/8
1	5 x 10 dots + cursor	11	1/11
2	5 x 8 dots + cursor	16	1/16

As shown in the table above, three types of common signals are available. An example of each configuration is shown in the examples below. It should be noted that every 5 segment signal lines can display one digit, therefore, IST0010 can display up to 8 digits in a 1-line display and 16 digits in a 2-line display.



Example 1: An OLED and IST0010 interface with a 5 x 10 dot, 8-character x 1-line display at 1/11 duty cycle is given below.



Example 2: OLED and IST0010 connection with 5 x 8 dots, 8-character x 1-line display, at 1/8 duty cycle.



Example 3: OLED and IST0010 Connection when 5 x 8 dots, 8-character x 2-line display at 1/16 duty cycle.



Document No.:IST-RD-0087 Version: 011

ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Supply voltago rango	VCC/VCCB	- 0.3 to +6.5	V
Supply voltage lange	V16	-0.3 to +19.0	V
Input voltage range	Vin	-0.3 to VCC + 0.3	V
Operating temperature range	Topr	-30 to +80	C°
Storage temperature range	Tstr	-55 to +125	C°

NOTES:

- 1. VCC/VCCB and V16 are based on VSS/VSSB = 0V
- 2. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently. It is desirable to use this LSI under electrical characteristic conditions during general operation. Otherwise, this LSI may malfunction or reduced LSI reliability may result.

DC CHARACTERISTICS

(GND = 0V, VCC = 2.7 to 5.5V, Ta = -30 to +80°C)

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Operating Vo	oltage	VCC		2.7	-	5.5	V	VCC
Operating Vo	oltage	V16		-	-	16	V	V16
Input voltage	High	Vін		0.8 VCC	-	VCC	V	*1
input voitage	Low	VIL		-	-	0.2 VCC	v	I
Output	High	Vон	Іон = -0.5mA	0.8 VCC	-	VCC	V	*0
voltage	Low	Vol	IOL = 0.5mA	-	-	0.2 VCC	V	2
Input leakage	current	IIL\IIH	VIN = VCC or GND	-1	-	1	μA	*1
Oscillator		fosc	Rf=60K (*4)	400	-	800	KH-	OS1,OSC2
frequency		1030	Rf=75K (*4)	370	1	780		
High level segment output current		ISEGOH	VSEGOH=14V	-30	-	-300	μA	SEG1~100
High level segment output current tolerance		ITOL	VSEGOH=14V		-	±6	%	SEG1~100
Low level con sink curre	mmon ent	ICOMOL	VCOMOL=0.4V	15	-	-	mA	COM1~16
DC-DC converter output voltage		V16		-	-	16	V	V16
Standby current		Istd	(*3)	-	-	30	uA	VCC
Operating current		IVcc	VCC=3.3V, fosc=530kHz No loading External V16	-	-	330	uA	VCC

[Notes]

*1: MS,LAT,CL,D,SHL,CSB,DB7~DB0,RESETB,RS,R_WB,E,PS,C86

*2: LAT,CL,D, DB7~DB0

*3: When MS,PS and C68 = "H"(VCC),OSC=OFF,VCC=3.3V *4: When VCC=2.7V & VCC=5.5V





AC CHARACTERISTICS

Read / Write Characteristics (8080-series MPU)



Figure 1. Read / Write Characteristics (8080-series MPU)

Vcc = 2.7 to 5.5V, Ta = -30 to +80°C)

ltem	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup time Address hold time	RS	tAS80 tAH80	20 0	-	-	ns	
System cycle time	$\sum_{i=1}^{n}$	tCY80	500	-	-	ns	
Pulse width (WRB)	R <mark>W_</mark> WRB	t PW80 (W)	250	-	-	ns	
Pulse width (RDB)	E_RDB	t PW80 (R)	250	-	-	ns	
Data setup time Data hold time	DB7	tDS80 tDH80	40 20	-	-	ns	
Read access time Output disable time	DB0	tACC80 tOD80	- 10	-	180 -	ns	CL = 100pF





Read / Write Characteristics (6800-series Microprocessor)



ltem	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup time Address hold time	RS	tAS68 tAH68	20 0	-	-	ns	
System cycle time		tCY68	500	-	-	ns	
Pulse width (E)	E_RDB	tPW68(W)	250	-	-	ns	
Pulse width (E)	E_RDB	t PW68 (R)	250	-	-	ns	
Data setup time Data hold time	DB7	tDS68 tDH68	40 20	-	-	ns	
Read access time Output disable time	DB0	tACC68 tOD68	- 10	-	180 -	ns	CL = 100pF

(Vcc = 2.7)	' to 5.5V,	Ta = -30 t	o +80°C)
-------------	------------	------------	----------



Serial Interface Characteristics



Figure 3. Serial Interface Characteristics

(Vcc = 2.7 to 5.5V, Ta = -30 to +80°C)

				2002			
Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Serial clock cycle		tcys	300	-	-		
SCL high pulse width		tWHS	100	-	-	ns	
SCL low pulse width	(SCL)	twLS	100	-	-		
CSB setup time	COD	tCSS	150	-	-		
CSB hold time	CSB	tCHS	150	-	-	ns	
Data setup time	DB7	tDSS	100	-	-		
Data hold time	(SDI)	tDHS	100	-	-	ns	
Pood access time	DB6	tacce	_	_	80	ne	
Read access time	(SDO)	IACUS	-	-	80	115	



APPLICATION CIRCUIT

Application I (Parallel, 6800-series I/F, Character Mode, IST0010 x1)



Application II (Parallel, 6800-series I/F, Character Mode, IST0010 x2)





Application III (Parallel, 8080-series I/F, Graphic Mode, IST0010 x2)



Note	: VR	(unit	: ohm)
		(01.116.1	

VCC	Master only	Master & Slave
3V	100K	50K
5V	500K	250K

Document No.: IST-RD-0087 Version: 011



PAD CONFIGURATION



I/O PAD CONFIGURATION



	Pad size	Passivation pening size
PAD NO. 1~8,33~47,71~85,110~124,148~1	80 * 80 54	70 * 70
PAD NO. 9~12,29~32,86~89,106~109	70 * 80	60 * 70
PAD NO. 13~28,90~105,	60 * 80	50 * 70
PAD NO. 48~51,67~70,125~128,144~147	80 * 70	70 * 60
PAD NO. 52~66,129~143	80 * 60	70 * 50

Chip Size=3606.28 * 3541.88 µm^ 2 (including scribe line)

Alignment Mark

k	Х	Y	
Left side	-1520	-1535	
Right side	10613.0	-468.0	





PAD LOCATION

PAD	PAD	PAD COOF	RDINATES	PAD	PAD	PAD COO	RDINATES
NO.	NAME	Х	Y	NO.	NAME	Х	Y
1	SEG<3>	-1688.14	-1655.94	36	DB2	1218.66	-1655.94
2	SEG<2>	-1569.07	-1655.94	37	DB1	1326.41	-1655.94
3	SEG<1>	-1445.64	-1655.94	38	DB0	1441.41	-1655.94
4	SEGG	-1330.64	-1655.94	39	COM<1>	1564.85	-1655.94
5	V16	-1222.89	-1655.94	40	COM<2>	1688.14	-1655.94
6	VBREF	-1121.4	-1655.94	41	COM<3>	1688.14	-1535.12
7	RESE	-1025.33	-1655.94	42	COM<4>	1688.14	-1413.61
8	GDR	-933.96	-1655.94	43	COM<5>	1688.14	-1300.08
9	FB	-846.67	-1655.94	44	COM<6>	1688.14	-1193.41
10	VSSB	-762.92	-1655.94	45	COM<7>	1688.14	-1092.69
11	VCCB	-682.23	-1655.94	46	COM<8>	1688.14	-997.12
12	BVR	-604.19	-1655.94	47	COM<9>	1688.14	-906.02
13	DVR	-528.42	-1655.94	48	COM<10>	1688.14	-818.8
14	VDD	-454.58	-1655.94	49	COM<11>	1688.14	-734.94
15	VCC	-382.36	-1655.94	50	COM<12>	1688.14	-653.99
16	MS	-311.47	-1655.94	51	COM<13>	1688.14	-575.55
17	SHL	-241.64	-1655.94	52	COM<14>	1688.14	-499.24
18	C68	-172.64	-1655.94	53	COM<15>	1688.14	-424.74
19	PS	-104.2	-1655.94	54	COM<16>	1688.14	-351.74
20	GND	-36.11	-1655.94	55	COMG	1688.14	-279.96
21	OSC2	31.87	-1655.94	56	V16	1688.14	-209.15
22	OSC1	99.96	-1655.94	57	SEGG	1688.14	-139.04
23	RESETB	168.39	-1655.94	58	SEG<100>	1688.14	-69.4
24	RS	237.4	-1655.94	59	SEG<99>	1688.14	0.01
25	CSB	307.22	-1655.94	60	SEG<98>	1688.14	69.42
26	D	378.11	-1655.94	61	SEG<97>	1688.14	139.06
27	CL	450.34	-1655.94	62	SEG<96>	1688.14	209.17
28	LAT	524.18	-1655.94	63	SEG<95>	1688.14	279.98
29	Е	599.95	-1655.94	64	SEG<94>	1688.14	351.76
30	R/WB	677.99	-1655.94	65	SEG<93>	1688.14	424.75
31	DB7	758.68	-1655.94	66	SEG<92>	1688.14	499.26
32	DB6	842.43	-1655.94	67	SEG<91>	1688.14	575.56
33	DB5	929.72	-1655.94	68	SEG<90>	1688.14	654.01
34	DB4	1021.1	-1655.94	69	SEG<89>	1688.14	734.96
35	DB3	1117.17	-1655.94	70	SEG<88>	1688.14	818.82

Document No.:IST-RD-0087 Version: 011



PAD	PAD	PAD COORDINATES		PAD	PAD	PAD COORDINATES	
NO.	NAME	Х	Y	NO.	NAME	Х	Y
71	SEG<87>	1688.14	906.04	106	SEG<52>	-604.19	1655.94
72	SEG<86>	1688.14	997.14	107	SEG<51>	-682.23	1655.94
73	SEG<85>	1688.14	1092.71	108	SEG<50>	-762.92	1655.94
74	SEG<84>	1688.14	1193.42	109	SEG<49>	-846.67	1655.94
75	SEG<83>	1688.14	1300.08	110	SEG<48>	-933.96	1655.94
76	SEG<82>	1688.14	1413.62	111	SEG<47>	-1025.33	1655.94
77	SEG<81>	1688.14	1535.13	112	SEG<46>	-1121.4	1655.94
78	SEG<80>	1688.14	1655.94	113	SEG<45>	-1222.89	1655.94
79	SEG<79>	1564.85	1655.94	114	SEG<44>	-1330.64	1655.94
80	SEG<78>	1441.41	1655.94	115	SEG<43>	-1445.64	1655.94
81	SEG<77>	1326.41	1655.94	116	SEG<42>	-1569.07	1655.94
82	SEG<76>	1218.66	1655.94	117	SEG<41>	-1688.14	1655.94
83	SEG<75>	1117.17	1655.94	118	SEG<40>	-1688.14	1535.13
84	SEG<74>	1021.1	1655.94	119	SEG<39>	-1688.14	1413.62
85	SEG<73>	929.72	1655.94	120	SEG<38>	-1688.14	1300.08
86	SEG<72>	842.43	1655.94	121	SEG<37>	-1688.14	1193.42
87	SEG<71>	758.68	1655.94	122	SEG<36>	-1688.14	1092.71
88	SEG<70>	677.99	1655.94	123	SEG<35>	-1688.14	997.14
89	SEG<69>	599.95	1655.94	124	SEG<34>	-1688.14	906.04
90	SEG<68>	524.18	1655.94	125	SEG<33>	-1688.14	818.82
91	SEG<67>	450.34	1655.94	126	SEG<32>	-1688.14	734.96
92	SEG<66>	378.11	1655.94	127	SEG<31>	-1688.14	654.01
93	SEG<65>	307.22	1655.94	128	SEG<30>	-1688.14	575.56
94	SEG<64>	237.4	1655.94	129	SEG<29>	-1688.14	499.26
95	SEG<63>	168.39	1655.94	130	SEG<28>	-1688.14	424.75
96	SEG<62>	99.96	1655.94	131	SEG<27>	-1688.14	351.76
97	SEG<61>	31.87	1655.94	132	SEG<26>	-1688.14	279.98
98	SEG<60>	-36.11	1655.94	133	SEG<25>	-1688.14	209.17
99	SEG<59>	-104.2	1655.94	134	SEG<24>	-1688.14	139.06
100	SEG<58>	-172.64	1655.94	135	SEG<23>	-1688.14	69.42
101	SEG<57>	-241.64	1655.94	136	SEG<22>	-1688.14	0.01
102	SEG<56>	-311.47	1655.94	137	SEG<21>	-1688.14	-69.4
103	SEG<55>	-382.36	1655.94	138	SEG<20>	-1688.14	-139.04
104	SEG<54>	-454.58	1655.94	139	SEG<19>	-1688.14	-209.15
105	SEG<53>	-528.42	1655.94	140	SEG<18>	-1688.14	-279.96

Document No.: IST-RD-0087 Version: 011



PAD	PAD	PAD COORDINATES		PAD	PAD	PAD COORDINATES	
NO.	NAME	Х	Y	NO.	NAME	Х	Y
141	SEG<17>	-1688.14	-351.74				
142	SEG<16>	-1688.14	-424.74				
143	SEG<15>	-1688.14	-499.24				
144	SEG<14>	-1688.14	-575.55				
145	SEG<13>	-1688.14	-653.99				
146	SEG<12>	-1688.14	-734.94				
147	SEG<11>	-1688.14	-818.8				
148	SEG<10>	-1688.14	-906.02				
149	SEG<9>	-1688.14	-997.12				
150	SEG<8>	-1688.14	-1092.69				
151	SEG<7>	-1688.14	-1193.41				
152	SEG<6>	-1688.14	-1300.08				
153	SEG<5>	-1688.14	-1413.61				
154	SEG<4>	-1688.14	-1535.12				

Notes

Repeated procedures for an 4-bit bus interface

Noise causing transfer mismatch between the four upper and lower bits can be corrected by a reset triggered by consecutively writing a "0000" instruction five times. The next transfer starts from the lower four bits and then first instruction "Function set" can be executed normally. Please insert the synchronization function in the head of procedures. The repeated procedures are

Please insert the synchronization function in the head of procedures. The repeated procedures are show as follows :





CAUTIONS:

1. This Specification will be subjected to modify without notice.

2.Precutions on Light:

Characteristics of semiconductor devices can be changed when exposed to light as described in the operational principles of solar batteries. Exposing this IC to light ,therefore ,can potentially lead to its malfunctioning.

2.1Care must be exercised in designing the operation system and mounting the IC so that it may not be exposed light during operation .

2.2Care must be exercised in designing the inspection process and handling the IC so that it may not be exposed to light during the process.

2.3The IC must be shielded from light in the front , back and side faces.

3.ESD control and prevention:

- 3.1Humidity Control:30~70% relative humidity is recommended.
- 3.2To reduce the risk of ESD, all equipment at the wok surface should be properly grounded and all sources of static fields removed.(Example: Station ionizers).

3.3Grounding all personnel who come in contact with parts will eliminate a possible source of ESD.

(Example: Wrist straps remove charge from the body and constitute a central part of ESD control).

4. Storage Conditions:

Before open package	After open package		
Temp.=25±5°C	Temp.=25±5°C		
Humidity:50~70%	Humidity:50~70%		
Less than 1 Years	Less than 3 Months		